```
('msghash: ', '0x7f781c5e')
('Text message: ', '** unknown message ***')
('Args: ', [0, 0])
('n_args_real: ', 0)
[009c19b0e945e700] *** unknown message ***
('Raw message: '. '92000100009c19b0e945e700a800051202000000bdb25cea65000000dd617e')
92000100009c19b0e945e700a800051202000000bdb25cea65000000dd617e
('ssid: ', 4613)
('mask: ', 2)
('n_args: ', 1)
('code: DIAG_QSR_EXT_MSG_TERSE_F', 146)
('msghash: ', '0xea5cb2bd')
('Text message: ', 'Imtsmgr_diag.c:Could not allocate WWcoex pwr log pkt of size %d\n')
('Args: ', [101])
('n_args_real: ', 1)
[009c19b0e945e700] imtsmgr_diag.c:Could not allocate WWcoex pwr log pkt of size 101
('Raw message: ', '92000400009c19b0e945e7009b02a10f04000006b7462840100000002816dbc00100000000000000020177e')
92000400009c19b0e945e7009b02a10f04000006b746284010000002816dbc0010000000000000000177e
 ('ssid: ', 4001)
 ('mask: ', 4)
('n_args: ', 4)
('code: DIAG_QSR_EXT_MSG_TERSE_F', 146)
('msghash: ', '0x8462746b')
 ('Text message: . '*** unknown message ***')
('Text message: . '*** unknown message ***')
('Args: ', [1. 3235583528. 1, 0])
('n_args_real: ....)
 [009c19b0e945e700] *** unknown message ***
```

Advanced Hexagon DIAG

(*asid: · . 4001) (*asid: *asid: *asi
('Raw message:9200030000954190044770000000000000000000000000000000
(Diag says: : : : : : : : : : : : : : : : : : :

About me

- Reverse engineer, low-level hacker, advanced vulnerability researcher & exploit dev
 - Targets: previously Browsers, JS, Windows Kernel & userland; now mostly Hypervisors
 - Reluctant speaker: RECON 2009, ZeroNights 2011, PHDays 2014, POC x Zer0Con 2020
 - Hall of fame: Microsoft, Firefox, Oracle, Google, ...
 - Phrack 2015: "Exploitation of Microsoft XML"
- Passion for hard research targets, sprawling technological stacks, ultra narrow edge memory corruptions and non-trivial exploit engineering
 - it's my e-sport of choice
- My project: Zero Day Engineering {Odays.engineer}
 - training and (soon) deep vulnerability research intelligence subscriptions



About this talk

- Primary focus of this talk is on the modern state and system internals of Qualcomm DIAG (QCDM), a proprietary baseband management and diagnostics protocol which is included in Qualcomm's baseband OS on all Snapdragon SoCs (SDxxx) and MDM/MSM/SDM cellular modem chips
- Modern Qualcomm cellular modems run on a custom silicone (QDSP6) with Qualcomm-proprietary ISA named Hexagon, in which all the Qurt RTOS code is written, including DIAG handlers and OTA vectors
- With a bit of generalized **overview of baseband vulnerability research** for those who actually read the slides

It started around 2 years ago...

During past 3 years I was working on **virtualization and hypervisor vulnerability research** and exploit dev. In early 2019 I just completed a little research project with Microsoft Hyper-V [HYPERVISORS], was getting bored with hypervisors and looking for something new and challenging to put my brain to for a short-term distraction.

Basebands are challenging for the same reasons as hypervisors, though to a larger extent: the technological stack is enormously extensive and varied; data flows traverse multiple privilege boundaries; lowest level operations stand on the brink of pure Physics; a combination of ultra-low-level access requirements with remote wireless attack vectors.

Basebands let **no trivial debugging introspection**, which an instantly fun challenge for low-level hacking lovers like myself. On most modern OTS implementations JTAG is fused and the baseband OS doesn't export any kernel debugging facilities (similar to iOS)

Also, I had an old USRP B100 (sic!) from my hackerspace foundation period, that needed some good usage

Let's get started

Agenda

? research directors,
 C-level and everyone else
 ? security researchers,
 software engineers, hackers

All materials in this presentation are based on my own independent work, views and analysis (no affiliations)

- The Big Picture 📶
 - Basebands technological landscape
 - Generalized architecture & threat models
 - Security research overview
- Hexagon baseband
 - Architecture overview
 - Hardening observations
 - Reverse-engineering

• DIAG protocol </u>

- Architecture & system internals
- Diagchar driver & Qualcomm SMD/SMEM
- New commands and capabilities
- \circ diagtalk

Part 1 The Big Picture

Cellular technologies 101

side technolog) be (UE side ellular \mathbf{O} ndsca J



Cellular protocols

Generation	Technology name	Air interface	Specifications	Comments
1G	NMT	FDMA		analog
2G	GSM	TDMA, FDMA	GSM 04.07, 04.08	
	CDMA One / IS-95	CDMA		Qualcomm
3G	UMTS	W-CDMA, TD-CDMA, TD-SCDMA	TS 24.007, TS 24.008, TS 44.018	
	CDMA2000 / IS-2000	CDMA		Qualcomm
4G	LTE	OFDMA	Partially same as GSM+UMTS	
5G	5G NR	OFDMA		

Cellular protocols

Ge	Generation Technology name			name	Air interface	Specifications	Comments	
16	<u>)</u>	NMT			FDMA		analog	
26)	GSM			TDMA, FDMA	GSM 04.07,		
	V·T·E				Channel	access methods and me	dia access control	
	FDMA			FDM (OFDMA ·	SC-FDMA) · WDM (WDMA)			
			TDMA	MF-TDMA · STDMA				
30	Channel	basad	CDMA	W-CDMA · TD-CDMA · TD-SCDMA · DS-CDMA · FH-CDMA · MC-CDMA				
	Channel	SDMA		HC-SDMA				
			PDMA					
	РАМА							
40	4G LIE				OFDMA	GSM+UMTS		
50	5G 5G NR				OFDMA			

GSM+ layers and 3gpp / ETSI standards

- L0 (unofficial): RF driver and hardware boundary
- L1: Physical layer
- L2: Data Link layer
- L3: Network layer
- 6.1 Services expected from Layer 2

The services provided by layer 2 are described in [2], [15] and [16].

6.2 Services expected from Layer 1

The services provided by layer 1 are described in [2].

[2]

3GPP TS 25.301: "Radio Interface Protocol Architecture".

[15] 3GPP TS 25.321: "Medium Access Control (MAC) protocol specification".
 [16] 3GPP TS 25.322: "Radio Link Control (RLC) protocol specification".

L0_Access Stratum (TS123110_v11.0.0).pdf L0_General UMTS Architecture (TS123101_v6.0.0_2004).pdf L1_Services provided by the physical layer (TS125302_v8.xx).pdf L3_Core Network Protocols (TS124008_v13xx).pdf L3_General Aspects (TS124007_v10.xx).pdf L3_General Aspects (TS124007_v15xx).pdf L3_GSM/EDGE Radio Resource Control (RRC) protocol (TS144018_V13.xx).pdf L3_RRC (TS 125331_v12.xx).pdf L3_SMS (TS124011_v15.xx).pdf L3_SMSCB broadcast (TS124012_v3.xx).pdf L123_Radio interface protocol architecture (TS125301_v7.xx).pdf L123_Radio interface protocol architecture (TS125301_v15.xx).pdf latest

Generalized baseband architecture + threat model

Note: INCOMPLETE!

Basebands: architecture + threat models (1)

Local EoP (MP to AP)	Local EoP (AP to MP)		Remote OTA
Vendor-specific Universal Interface handlers	Shared memory I/O Core interface to AP	Hayes & v.25 Vendor extensions AT command handlers	UMTS CDMA2000 3G, etc.
I/O SoC peripheral drivers	???	Ex.: DIAG / QCDM Ex.: QMI Vendor-specific	GSM CDMA One 2G
Application OS	RTOS core	Management prtcls	Cellular stacks
Local EoP (AP to TEE)	II SMC handlers	Trustlets	TEE (TrustZone / SEPOS)

Note: INCOMPLETE!

Basebands: architecture + threat models (2)

Local EoP (MP to AP)	Local EoP (AP to MP)		Remote OTA
Vendor-specific Universal Interface handlers I/O SoC peripheral drivers	Shared memory I/O Core interface to AP Media ASN.1 Data codecs	Hayes & v.25 Vendor extensions AT command handlers Ex.: DIAG / QCDM Ex.: QMI Vendor-specific	Network layer, Data link layer, Physical layer, RF 3G, GPRS, Edge, etc. GSM CDMA One 2G
Application OS	RTOS core	Management prtcls	Cellular stacks
Local EoP (AP to TEE)	SMC handlers	Trustlets	TEE (TrustZone / SEPOS)

Note: INCOMPLETE!

5

Basebands: architecture + threat models (3)



Local

Π

P

(within AP

Baseband offensive research

Baseband offensive research landscape: OTA

How to

- Fake base station based on SDR
 - Related: "IMSI catcher"
- Reverse-engineering modem fw
 - Medium to hard complexity
 - + static analysis
- Fuzzing
 - Live (in-memory or open device)
 - Emulated

Targets

- Implementations
 - Shannon, Kirin, Hexagon, Infineon
- Protocols, layers, specific functions

Hardware

- SDR: Ettus Research USRP, Blade RF, etc.
- Advanced: Agilent 8960, CMU200, etc.
- Dev boards
- JTAG tools

Software

- GSM: OpenBTS, YateBTS
- UMTS: OpenBTS-UMTS
- LTE: srsLTE
- CDMA: none

Why Hexagon?

Initially Hexagon intrigued me due to the **esoteric architecture**. While majority of basebands are based on ARM, Qualcomm took the less-easy path of developing a novel MP architecture; unlike some other mobile vendors who take ARM specs, burn it to a slightly customized silicone and brand it as a novel chip (yes, we see it, and eagerly scoff at your marketing bullshit). So they developed a custom ISA, and then they built a custom DSP silicone from scratch for it.

This is a ***major* business investment** move that surely must be for good reasons. Qualcomm chips dominate the mobile market by a wide margin. This vendor cannot be expected to take such major risks based on a fancy whim.

Hexagon is a DSP, not a CPU. It's a different world vs x86/ARM/MIPS, and that world is the future. (More on this later)

Cursory reconnaissance indicated that Hexagon basebands are so **closed and hardened** [MODKIT] that it would require an advanced exploit to even begin building your own custom debugger for it

Should be fun enough!

Part 2 QDSP6 Hexagon

One month

As soon as I decided to focus on QDSP6 Hexagon baseband, I set a rigid time box of **one month** to the reconnaissance project, and started research. It was my first exposure to basebands and cellular protocols.

As usual, I started my research with a **systematic review** of all available security publications (1.5 count in this case), analysis of vendor's security advisories, studying all available official documentation, SDKs and potentially related open source code bases. I then performed **deep technical analysis** of all publicly documented security bugs in basebands, set up a research platform with OpenBTS and USRP, and skimmed through 3gpp specifications.

Concurrently, I took out the modem binary from the firmware of my test device (Nexus 6P with angler Android and MSM kernel) and started **reverse-engineering** it.

Typically my goals in preliminary reconnaissance projects: 1) gear up and build a research platform, 2) map out attack surfaces, and 3) find at least one good zero-day bug. I quickly completed 1 and 2 and stumbled at 3, and realized that it was even harder than I expected.

Qualcomm, why so hard?

QDSP6 / Hexagon

- Unfamiliar arch
 - VLIW, closer to GPU than CPU
 - very different from x86/ARM/MIPS
- No decompiler
 - Only disasm
- No QEMU full system emulation
 - **Want!**
- No binary patch diffing

Vs.

- Samsung Shannon (for example)
 - On demand memdumps, downloader mode, familiar architecture, plenty of log strings, decompiler, binary diffing

Hardenede

- Live introspection
 - Off-the-shelf devices are fused and hardened
 - Baseband RTOS runs on a separate chip, protected by QSEE TrustZone
 - No debugging, no crashdumps, can't read mDSP memory
- Reverse engineering
 - Huge binary
 - No debug symbols
 - Obscure RTOS
 - Parts of code are compressed / relocated
 - NO LOG STRINGS!!!

Hexagon 101

[SNAPDR AGON] Qualcom m® Snapdrag 820E Processor (APO809 6SGE) https://d eveloper. qualcom m.com/d ownload/ sd820e/a ualcomm -snapdra gon-820e -processo r-apg809 6sae-devi ce-specifi cation.pd



Hexagon: architecture properties





<u>https://developer.qualcomm.com/software/hexagon-dsp-sdk/dsp-processor</u> [HEXAGONDSP] https://developer.qualcomm.com/download/hexagon/hexagon-dsp-architecture.pdf

Hexagon: programmer's view



Figure 1-1 Hexagon V62 processor architecture

1.3.6 Instruction packets

Sequences of instructions can be explicitly grouped into packets for parallel execution. For example:

```
R8 = memh(R3++#2)
R12 = memw(R1++#4)
R = mpy(R10,R6):<<1:sat
R7 = add(R9,#2)
```

1.3.7 Dot-new instructions

In many cases, a predicate or general register can be both generated and used in the same instruction packet. This feature is expressed in assembly language by appending the suffix ".new" to the specified register. For example:

```
{
    F0 = cmp.eq(R2,#4)
    if (P0.new) R3 = memw(R4)
    if (!P0.new) R5 = #5
    }
    {
        R2 = memh(R4+#8)
        memw(R5) = R2.new
}
```

[HEXAGONISA] https://developer.gualcomm.com/download/hexagon/hexagon-v62-programmers-reference-manual.pdf

Why did they roll their own architecture???

The future of technology is all about **optimized digital signal processing**. Growing requirements for graphics due to VR, ever increasing demands of media codecs due to online streaming, AI as in artificial neural network processing and deep learning.

Especially AI. It's the technology which is evolving at break-neck speed, with multiple trends developing concurrently. One of current trends is **offloading ANN processing to end user devices** as opposed to running it in the cloud. While the need for specialized AI hardware has been around for a while, and is high on the agenda of every major chips vendor on the planet; but with the offloading trend, it's further narrowed down to the **requirement of compact and cost-effective specialized chips** that be plugged into mobile devices.

Deep learning operates on huge matrices with rational numbers, at which **common CPU architectures are very bad**. SIMD couldn't solve this. Chipset vendors started working on specialized NPU architectures, meanwhile software vendors under the pressure of market demands were forced to run ANNs on GPU. But GPUs were not made for this. The need for specialized hardware for cost-effective ANN operations remains.

Result: Hexagon has virtually no competition as an all-in-one cost-effective and optimized DSP for cellular signal transcoding, hardware-accelerated audio and video, sensor processing, and AI

Hardening

2.5 Commercial release configurations

Some features are intended for use only during the development and debugging stages. These features must be disabled prior to commercial release to improve performance and user experience.

Disabling kernel debug feature to optimize HLOS performance

By default, the kernel configuration file includes many settings that are useful during the development and debugging phase but may affect performance.

To disable the default kernel debugging settings, use LINUX/android/kernel/arch/arm/configs/msm8226-

perf_defconfig instead of msm8226_defconfig.

Enabling Subsystem Restart (SSR)

When a subsystem (mode, wifi, video core, etc.) crashes, the subsystem can be configured to automatically notify the AP. The AP then restarts the applicable subsystem. This provides a better user experience.

1. To enable subsystem restart prior to commercial release, open the

android/device/qcom/msmXXXX/system.prop file.

2. Modify the persist.sys.ssr.restart_level property as follows:

persist.sys.ssr.restart_level=modem,wcnss,adsp,venus or 1

This enables subsystem restart for modem, wifi, adsp, and video subsystems. This is the recommended setting for commercial release.

During engineering development, this property should be set to 1 as shown below. This enables subsystem panic which is useful for engineering releases.

persist.sys.ssr.restart_level=1

Subsystem panic means that when each subsystem encounters a problem which triggers a reset, the AP will catch this event and will call kernel panic. As a result, the device can enter download mode to capture ramdump. Disabling Download Mode

During development and debugging, Download mode is used to get memory dump for crash analysis. For a production device, Download mode is not needed since the device should just reboot.
[PRO
https://www.academic.org/academic.or

16

 \frown

σ

"Production-fuse

Confidential and Proprietary - Qualcomm Technologies, Inc.

[PRODFUSING] https://pastebin. com/DUEbnuTf

Android kernel PIL, TrustZone, and the MBA

andr	oid / <u>kernel</u> / <u>msm.git</u> / <u>bfaa11c5daf4ddaa1660eac8684cd40b7fd098b1</u> / <u>.</u> /	30 31	Software description
blob	: 5b0b527a6aac162efc920d5b0d17f60990b33d48 [file] [log] [blame]	32 33	The PAS provides the following three APIs:
1 2 3 4 5 6 7 8 9 10 11 12 13	Introduction The PIL (Peripheral Image Loader) driver loads peripheral images into memory and interfaces with the Peripheral Authentication Service (PAS) to authenticate and reset peripherals embedded in the Soc. The PAS could either be running under secure mode in the application processor (secure boot support) or be running as a non-secure kernel driver (non-secure boot support). The PIL driver also does housekeeping to handle cases where more than one client driver is using the same peripheral.	34 35 36 37 38 39 40 41 42 43 44 45 46 47 48	 Init image - Takes as input the peripheral id and firmware metadata and returns a status indicating the authenticity of the firmware metadata. The firmware metadata consists of a standard ELF32 header followed by a program header table and an optional blob of data used to authenticate the metadata and the rest of the firmware. Verify segment - Takes as input the firmware segment id and the length of the segment. Authenticates whatever amount (specified by the "length" parameter) of the firmware segment that has been loaded and removes non-secure mode read/write permissions for the pages belonging to the firmware segment. Allows multiple calls for the same firmware segment to allow partial loading and authentication. Auth and Reset - Verifies all the necessary firmware segments have been
14 15 16	Some examples of peripherals are modem, DSP and sensors.	49 50	loaded and authenticated and then resets the peripheral.

Analysis

Qualcomm SoC software & dev ecosystem

Android MSM

- Android kernel with Qualcomm SoC -specific drivers
- CodeAurora and android/kernel/msm

Shared Memory Device

 Core interface to communicate Android with modem (maybe more)

QSEE

- Qualcomm's TrustZone implementation
- Modem runs as a trustlet

Hexagon SDK

• Tools and headers for developers on Hexagon architecture

Dragonboard

• Open development board for OEM prototyping

Hexagon runtime libs

• AP-side support for code that runs on Hexagon processors

Reverse-engineering the Hexagon firmware

Firmware extraction

- unify_trustlet
- pymdt

Disassembly

- Several IDA Pro plugins available
 gsmk
- Primitive disassembly via Hexagon SDK
 - o objdump
- mDSP: missing sections with critical OTA vectors code (decompressed & relocated in runtime)
 - o q6zip

Reverse-engineering analysis (mDSP)

- Start from some root points
 - RTOS task structs
 - Allocation primitives (a lot)
- IDA script to add the Qshrink'ed debug log strings
 - After that you can locate interesting code by grepping text

Debugging introspection

- None out of the box
 - JTAG fused on production devices
 - Qcombbdbg for obsolete ARM impls with Diag R/W commands available
 - $\circ \quad \ \ \text{Possible via exploit}$

LOAD:C15C4498	32	01	85 1	9 .long 0x19850132	
LOAD:C15C449C	0D	00	88 1	<pre>6 diag_c_diag_set_current_preset_mask_id</pre>	_Presetd_not_supported:.long 0x1688000D
LOAD:C15C44A0	81	93	A4 7	1 .long 0x71A49381	<pre>@ diag.c:diag_set_current_preset_mask_id - Preset %d not supported.</pre>
LOAD:C15C44A0				and the second	e
LOAD:C15C44A4	0D	00	32 1	7 diag_c_Event_mask_change_notification_wa	s_unsuccessful_for_proc_idd_:.long 0x1732000D
LOAD:C15C44A4				and the second	@ DATA XREF: f_diag_c_Msg_mask_change_notification_was_unsuccessful_for_proc_idd+24↑o
LOAD:C15C44A8	7D	6C	E8 A	2 .long 0xA2E86C7D	e diag.c:Event mask change notification was unsuccessful for proc id %d
LOAD: C15C44A8				Construction of the Constr	e
LOAD:C15C44AC	0D	00	40 1	7 diag c Log mask change notification was	unsuccessful for proc id d :.long 0x1740000D
LOAD:C15C44AC					@ DATA XREF: f diag c Msg mask change notification was unsuccessful for proc id d +5C+o
LOAD:C15C44B0	5D	AO	5F 8	8 . long 0x885FA05D	@ diag.c:Log mask change notification was unsuccessful for proc id %d
LOAD:C15C44B0					
LOAD:C15C44B4	OD	00	4D 1	7 diag c Msg mask change notification was	unsuccessful for proc id d :.long 0x174D000D
LOAD:C15C44B4					@ DATA XREF: f diag c Msg mask change notification was unsuccessful for proc id d +A8+o
LOAD: C15C44B8	01	53	EB 2	F	@ diag.c:Msg mask change notification was unsuccessful for proc id %d
LOAD: C15C44B8					
LOAD: C15C44BC	0D	00	2B 1	3 diag c efs close failed : long 0x13280	eep
LOAD C15C44BC		-	-		@ DATA XREF. f diag c Input file delete fail Stat d +24.0
LOAD : C15C44C0	D5	AB	A6 7	A long 0x7AA60BD5	diag c:efs close() failed
LOAD . C15C44C9				. tong ownedous	
LOAD . C15C44C4	AR	00	6C 0	C diag c Received Diag Reg Pkt Size is d	Way Size For Reg Pkt is d. n.: long 0x6660008
LOAD . C15C44C4	00			e alag_e_kecelvea_blag_keq_ike_bize_ibu	A DATA YRFF' f diag c Received Diag Reg Pkt Size is d May Size For Reg Pkt is d n +40.0
LOAD . C15C44C4	20	66	60.3		diag c:Persived Diag Pan Pht Size is & May Size For Pan Pht is %4 \n
1040-01504400	20		00 5	. tong 0x55000025	a a state of the s
LOAD: C15C44C0	OR.	00	62 0	7 diag c Diag event mack SSM Initializatio	P Failed d : long 0x752000B
LOAD CISC44CC	OD	00	02 0	/ urag_c_brag_event_mask_ssh_initiatizatio	A DATA VOEC, f diag c Diag SSM Tritialization Failed d +120.0
LOAD CISC44CC	75	CE	72 2	less 0+22720525	g dring Action and contages in initialization railed ad
LOAD CISC44DO	21	CE	13 2	z . Long 0x22/3CE2F	a
LOAD: CI5C44D0	0.0	00	25 0	7 diag a Diag lag mack CCM Initialization	e Failed d. Long 0v7250000
LOAD: CISC4404	OD	99	35 0	/ diag_c_biag_tog_mask_ssm_initiatization_	A DATA VOEE, f dige c Dige SCM Triticligation Soiled, d +50.0
LOAD: CISC44D4	42	-	c1		e DAIA ARET: T_diag_c_biag_som_initialization_raitedd_+Coto
LUAD: CI5C44D8	42	90	91 D	Long 0x0E619042	e diag.c:Diag log mask SSM initialization railed %d
LOAD: CI5C44D8	0.0	00	00 0	T dies o bies CCM Televisientes Feiled a	e 1 0x7000000
LOAD: CISC44DC	OB	99	93.9	/ diag_c_biag_ssm_initialization_railed_d	
LOAD: CI5C44DC	-			1 0-55010225	a data ker: t diag c diag so initialization raise d toch log ctripac
LOAD: CI5C44E0	25	83	81 F	. Long 0xF6818325	e diag.c:biag ssm initialization Galled Reld JULILY OF TOY SLITTYS
LUAD:CISC44E0					
LOAD:CISC44E4	UD	00	91 0	4 dword_CISC44E4: .Long 0x491000D	e DATA XREF: sub_cect7510+118to removed by linker-stade
LOAD:C15C44E8	/1	83	D3 B	2 .Long 0xB2D3B3/1	
LOAD:C15C44EC	OD	00	31 1	3 diag_c_input_file_delete_fail_Statd_	tool Oshrink4 replaced
LUAD:C15C44EC	-				UNIA AKET: T DIAG C INPUT TILE DELETE COOLE COLETA COLETA TEPIACEO
LUAD:C15C44F0	67	F3	9E 0	B .long 0xB9EF367	g diag.c: Input file delete fail! Stat: % with an MDE bach
LUAD:C15C44F0				and the second	
LOAD:C15C44F4	85	53	86 C	1 .long aDiagC	e "diag.c"
LOAD:C15C44F8	0B	00	RC 0	3 d1agbuf_c_Attempt_to_alloc_too_muchd_	• msg hash txt
LOAD:C15C44F8			_		@ DATA XREF: f_diagbuf_c_Poisbile_Ring_buffer
LOAD:C15C44FC	79	BF	OB E	1 .long 0xE10BBF79	@ diagbuf.c:Attempt to allo¢ too much: %d
LOAD:C15C44FC				the second s	
LOAD:C15C4500	0B	00	51 0	<pre>4 diagbuf_c_Possbile_Ring_buffer_corrupt</pre>	:.long 0x451000B
LOAD:C15C4500				en la section de la section	@ DATA XREF: f_diagbuf_c_Possbile_Ring_buffer_corrupt+264↑o
LOAD:C15C4504	61	A2	20 D	D .long 0xDD20A261	∉ diagbuf.c:Possbile Ring buffer corrupt!
LOAD:C15C4504				the states to serve a server in the server is the server of the	
LOAD:C15C4508	0B	00	88 0	2 diagdiag_common_c_Out_of_memory_Cannot_	send_the_response_:.long 0x2880008
LOAD:C15C4508					@ DATA XREF: LOAD:C0C1C818;o
LOAD:C15C450C	05	A3	B6 6	9 .long 0x69B6A305	@ diagdiag_common.c:Out of memory- Cannot send the response
LOAD:C15C450C					
LOAD:C15C4510	0 B	00	97 0	2 diagdiag_common_c_Out_of_memory_Cannot_	send_the_delayed_response_:.long 0x2970008
LOAD:C15C4510				Support of the second state of the second state of the	@ DATA XREF: LOAD:COC1C840;0

Diag subsystem funcs

F Functions window	00
Function name	Segment
f_diag_c_Diag_SSM_Initialization_Failedd_	LOAD
f_diag_c_Diag_timed_out_on_SIO_callback_	LOAD
f_diag_c_Input_file_delete_failStatd_	LOAD
f_diag_c_Msg_mask_change_notification_was_unsuccessful_for_proc_id	LOAD
f_diag_c_Open_the_DClcommand_channel_	LOAD
f_diag_c_Received_Diag_Req_Pkt_Size_isd_Max_Size_For_Req_Pkt_is	LOAD
f_diag_c_Unable_to_allocate_memory_from_system_heap_	LOAD
f_diag_dci_auth_c_Diag_DCl_Override_Feature_Initialization_Failedd_	LOAD
f_diagbuf_c_Possbile_Ring_buffer_corrupt	LOAD
F f_diagcomm_cmd_c_diagcomm_cmd_openCould_not_open_stream	LOAD
f_diagcomm_sio_c_Ran_out_of_CTRL_SIO_Tx_Item_Pool_DSM_items_	LOAD
F f_diagdiag_c_Cannot_allocate_memory_for_extended_listener_response	LOAD
f_diagdiag_common_c_ERR_Iter_d_uid_d_num_iter_d_n_	LOAD
f_diaglog_c_diag_ctrl_update_log_maskInvalid_lengths_dd_	LOAD
f_diaglog_c_diag_ctrl_update_log_preset_maskInvalid_lengthsdd_	LOAD
f_diagmm_c_Cannot_vote_against_sleepdiag_npa_handle_is_null_	LOAD
f diagmm c Cannot vote for sleep, diag noa handle is null	LOAD

f	_diagmm_c_Cannot_vote_for_sleepdiag_npa_handle_is_null_	LOAD
f	_diagnv_c_Failed_to_read_MIN2_for_NAM_d_	LOAD
f	_ <mark>diag</mark> nv_c_MEID_READ_Failed_coded_	LOAD
f	_event_c_ <mark>diag</mark> _ctrl_update_event_maskInvalid_lengthsdd_	LOAD
f	_event_c_ <mark>diag</mark> _ctrl_update_event_preset_maskInvalid_lengthsd	LOAD
f	_fs_ <mark>diag</mark> _c_Diagpkt_alloc_returned_NULL_in_fs_diag_disp	LOAD
f	_fs_ <mark>diag</mark> _c_Diagpkt_alloc_returned_NULL_in_fs_diag_format	LOAD
f	_fs_ <mark>diag</mark> _c_Diagpkt_alloc_returned_NULL_in_fs_diag_get_attr	LOAD
f	_fs_ <mark>diag</mark> _c_Diagpkt_alloc_returned_NULL_in_fs_diag_iter	LOAD
f	_fs_ <mark>diag</mark> _c_Diagpkt_alloc_returned_NULL_in_fs_diag_read	LOAD
f	_fs_ <mark>diag</mark> _c_Diagpkt_alloc_returned_NULL_in_fs_diag_remove_file	LOAD
f	_fs_ <mark>diag</mark> _c_Diagpkt_alloc_returned_NULL_in_fs_diag_rmdir	LOAD
f	_fs_ <mark>diag</mark> _c_Diagpkt_alloc_returned_NULL_in_fs_diag_space_avail	LOAD
f	_fs_ <mark>diag</mark> _c_Diagpkt_alloc_returned_NULL_in_fs_diag_write	LOAD
f	_fs_ <mark>diag</mark> _c_Internal_error_in_ext_num_query_	LOAD
f	_ftm_1x_control_c_CDMA_IQ_capture_configuration_Max_sample_	size LOAD
f	_ftm_tdscdma_ctl_c_TDSCDMA_IQ_captureconfigurationMax_s	amp LOAD
*	liag	
Lin	47 of 94	

3

Mid-project reflections

Too hard for a 1-month project; serious vulndev is out of question

Can I still make something fun and useful within the time box allocated?

Maybe enable debug logging? With textual strings, not just protocol dumps. It should be fun to see what exactly the baseband is doing, and it's not trivial, since the log strings are stripped away

Also: ramdumps!

Trials & failures

Build & flash Android MSM kernel 🗸

Nothing special, just a regular cross-build ۲

Firmware downgrades 🗸

Trivial ۲

Build gcom fw 🔔

- Ran out of time, probably wrong sources
- Someone just confirmed in a private talk that it's possible, will try again

Ramdumps 🚫

AP kernel callbacks are not there + prod-fused?

Shady Q* diagnostic tools 🗙

- QPST, QXDM, etc. ۲
- Skipped this part

Dragonboard X

- Saved for later (maybe)
- For exploit dev you need debugging introspection on exactly the attacked device, not some abstract Qualcomm modem chip

Lauterbach debugger 🚹

- Useless for prod devices, skipped ۲
- Will check again if I can bypass JTAG fusing ۲
But still...

Debug logging is here in the binary code, surely it's used somehow?

Can it be enabled opt-in? Where will it log to? Is it exported to Android kernel?

DIAG protocol seems powerful for configuration, could it be the answer?

Part 3 QCDM DIAG

Qualcomm Diag / QCDM

Overview

- Qualcomm proprietary protocol for cellular modem RTOS management
- Alongside QMI and other Q protocols
- ~200 commands in theory

History

- Libqcdm / ModemManager
- CCC2011, Guillaume Delugré
 - Diag message format + HDLC
 - Some interesting commands
 - Mostly irrelevant for modern production devices

Applications

- High-level debugging for OEM devs
- Baseband firmware reconfiguration
- (Obsolete) powerful diagnostics tools such as downloader mode, live dumps, memory R/W

Offensive perspective

- Local EoP attack vector from AP kernel to baseband RTOS
- Common scenario: mobile carrier unlocking exploits
- Scenario #2: exploit to enable a custom software debugger injection

Diag, modern status (first order view)

Public info

- ARM-based
- RTOS REX
- Downloader mode*
- Memory R/W commands*
- Live snapshots*
- Directly accessible channel over USB*

* may be still relevant for obscure OEM devices on Qualcomm MDM/MSM chips

Current status

- QDSP6 / Hexagon -based
- RTOS QuRT
- No downloader mode*
- No memory RW*
- No live snapshots*
- No USB channel*
 - Possible to enable on some(?)
 devices via boot settings

* relevant to modern production devices (tested on Nexus 6P, expected on Google Pixels and everything else)

Diag diagram



/dev/diag

/dev/diag

Overview

 diagchar + diagfwd kernel drivers on Qualcomm MSM Android kernel

Functions

- Support the Diag interface
- Multiplex Diag channel to USB or memory device
- IOCTL interface to userland
- Masking of unnecessary Diag commands

Implementation

 Based on SMD/SMEM shared memory device (MSM specific)

```
drivers > char > diag > ≡ Kconfig
       menu "Diag Support"
       config DIAG CHAR
          tristate "char driver interface and diag forwarding to/from modem"
          default m
          depends on USB_G_ANDROID || USB_FUNCTION_DIAG || USB_QCOM_MAEMO
          depends on ARCH_MSM
          select CRC_CCITT
          help
           Char driver interface for diag user space and diag-forwarding to modem ARM and back.
           This enables diagchar for maemo usb gadget or android usb gadget based on config selected.
      endmenu
      menu "DIAG traffic over USB"
      config DIAG OVER USB
          bool "Enable DIAG traffic to go over USB"
               depends on ARCH_MSM
          default y
          help
           This feature helps segregate code required for DIAG traffic to go over USB.
      endmenu
      menu "HSIC/SMUX support for DIAG"
      config DIAGFWD BRIDGE CODE
          depends on USB_QCOM_DIAG_BRIDGE
          default v
          bool "Enable OSC/9K DIAG traffic over SMUX/HSIC"
          help
           SMUX/HSIC Transport Layer for DIAG Router
      endmenu
```

Where is DIAG + diagchar?

Local EoP (MP to AP)	Local EoP (AP to MP)		Remote OTA
Vendor-specific Universal Interface handlers	Shared memory I/O Core interface to AP	Hayes & v.25 Vendor extensions AT command handlers	UMTS CDMA2000 3G,
I/O SoC peripheral drivers	???	Ex.: DIAG / QCDM Ex.: QMI Vendor-specific	GSM CDMA One 2G
Application OS	RTOS core	Management prtcls	Cellular stacks
Local EoP (AP to TEE)	SMC handlers	Trustlets	TEE (TrustZone / SEPOS)

Note: INCOMPLETE!

 \sim char

- > agp
- \sim diag
- C diag_dci.c
- C diag_dci.h
- C diag_debugfs.c
- C diag_debugfs.h
- C diag_masks.c
- C diag masks.h
- **C** diag_memorydevice.c
- C diag memorydevice.h
- C diag_mux.c
- C diag mux.h
- C diag_usb.c
- C diag_usb.h
- C diagchar_core.c
- C diagchar_hdlc.c
- C diagchar hdlc.h
- C diagchar.h
- C diagfwd bridge.c
- C diagfwd_bridge.h
- C diagfwd cntl.c
- C diagfwd_cntl.h
- C diagfwd_hsic.c
- C diagfwd_hsic.h
- C diagfwd_mhi.c
- C diagfwd_mhi.h

```
C diagfwd_smux.c
```

- C diagfwd_smux.h
- C diagfwd.c

diagchar key points

.read = diag

.read = diag_

```
diag ws init();
ret = diag_real_time info ir
if (ret)
    goto fail;
ret = diag debugfs init();
if (ret)
    goto fail:
ret = diag masks init();
if (ret)
    goto fail;
ret = diag mux init();
if (ret)
    qoto fail;
                                const struct file
ret = diagfwd init();
                                };
if (ret)
                                const struct file
    goto fail;
ret = diag_remote_init();
if (ret)
                                int diag_debugfs_
    goto fail;
ret = diagfwd_bridge_init();
if (ret)
    goto fail;
ret = diagfwd_cntl_init();
if (ret)
    goto fail:
```

const struct file_operations diag_dbgfs_status_ops = { .read = diag_dbgfs_read_status,

```
const struct file_operations diag_dbgfs_table_ops = {
    .read = diag_dbgfs_read_table,
```

```
const struct file operations diag dbgfs workpending ops = {
    .read = diag_dbgfs_read_workpending,
```

const struct file operations diag dbgfs mempool ops = { .read = diag dbgfs read mempool,

```
const struct file operations diag dbgfs usbinfo ops = {
    .read = diag dbgfs read usbinfo,
```

};

```
static const struct file operations diagcharfops = {
    .owner = THIS MODULE,
    .read = diagchar_read,
    .write = diagchar_write,
#ifdef CONFIG COMPAT
    .compat_ioctl = diagchar_compat_ioctl,
#endif
    .unlocked_ioctl = diagchar_ioctl,
    .open = diagchar open,
    .release = diagchar_close
```

#define DIAG IOCTL COMMAND REG 0 #define DIAG IOCTL SWITCH LOGGING #define DIAG IOCTL GET DELAYED RSP ID 8 #define DIAG IOCTL LSM DEINIT 9 #define DIAG IOCTL DCI INIT 20 #define DIAG IOCTL DCI DEINIT 21 #define DIAG_IOCTL_DCI_SUPPORT #define DIAG_IOCTL_DCI_REG 23 #define DIAG_IOCTL_DCI_STREAM_INIT 24 #define DIAG_IOCTL_DCI_HEALTH_STATS 25 #define DIAG IOCTL DCI LOG STATUS 26 #define DIAG IOCTL DCI EVENT STATUS 27 #define DIAG IOCTL DCI CLEAR LOGS 28 #define DIAG IOCTL DCI CLEAR EVENTS 29 #define DIAG IOCTL REMOTE DEV 32 #define DIAG_IOCTL_VOTE_REAL_TIME 33 #define DIAG IOCTL GET REAL TIME 34 #define DIAG IOCTL PERIPHERAL BUF CONFIG #define DIAG IOCTL PERIPHERAL BUF DRAIN

/* Different IOCTL values */

35

36

diagchar and diag protocol

#define DIAG CMD VERSION 0 #define DIAG CMD DOWNLOAD 0x3A #define DIAG CMD DIAG SUBSYS 0x4B #define DIAG CMD LOG CONFIG 0x73 #define DIAG CMD LOG ON DMND 0x78 #define DIAG CMD EXT BUILD 0x7c #define DIAG CMD MSG CONFIG 0x7D #define DIAG CMD GFT EVENT MASK 0x81 int success = -EINVAL; #define DIAG CMD E int temp = 0, status = 0; int new mode = DIAG_USB_MODE; /* set the mode from diag_mux.h */ int old_logging_id; switch (requested mode) { case USB MODE: case MEMORY_DEVICE_MODE: case NO_LOGGING_MODE: case UART_MODE: case SOCKET MODE: case CALLBACK MODE: break: default: pr err("diag: In %s, request to switch to invalid mode: %d\n", __func__, requested_mode); return -EINVAL;

```
int mask request validate(unsigned char mask buf[])
   uint8 t packet id:
   uint8_t subsys_id;
   uint16_t ss_cmd;
   packet_id = mask_buf[0];
   if (packet id == 0x4B) {
       subsys_id = mask_buf[1];
       ss cmd = *(uint16 t *)(mask buf + 2);
       /* Packets with SSID which are allowed */
       switch (subsys id) {
       case 0x04: /* DIAG_SUBSYS_WCDMA */
           if ((ss cmd == 0) || (ss cmd == 0xF))
                return 1:
           break;
       case 0x08: /* DIAG SUBSYS GSM */
           if ((ss cmd == 0) || (ss cmd == 0x1))
                return 1:
       case 0x09: /* DIAG SUBSYS UMTS */
       case 0x0F: /* DIAG_SUBSYS_CM */
           if (ss cmd == 0)
                return 1;
       case 0x0C: /* DIAG_SUBSYS_0S */
           if ((ss_cmd == 2) || (ss_cmd == 0x100))
                return 1; /* MPU and APU */
       case 0x12: /* DIAG SUBSYS DIAG SERV */
           if ((ss cmd == 0) || (ss cmd == 0x6) || (ss cmd == 0x7))
                return 1:
       case 0x13: /* DIAG SUBSYS FS */
           if ((ss_cmd == 0) || (ss_cmd == 0x1))
                return 1;
       default:
           return 0;
           break:
```

Diagchar and shared memory (SMD)

<pre>int diag_smd_constructor(struct diag_smd_info *smd_info, int peripheral, st</pre>	<pre>truct diag_smd_info { int perioderal; (# The perioderal this and channel communicated with </pre>	25 results in 19 files - <u>Open in editor</u>
int type)	int type; /* The type of smd channel (data, control, dci) */	X C adepres o drivere/eber
	uint16_t peripheral_mask;	
it (!smd_into)	<pre>int encode_hdlc; /* Whether data is raw and needs to be hdlc encode</pre>	VERIFY(err, 0 == smd_named_open_on_edge(
return -EIO;	end channel t web	✓ C msm_smd_pkt.c drivers/char
<pre>smd info->peripheral = peripheral:</pre>	smd_channel_t *ch, smd channel t *ch save;	r - smd named open on edge(smd pkt devn->ch name
<pre>smd_info->type = type:</pre>		r = sind_named_open_on_edge(sind_pkt_devp=>cit_name,
<pre>smd_info->encode_hdlc = 0;</pre>	<pre>struct mutex smd_ch_mutex;</pre>	✓ C diag_dci.c drivers/char/diag 2
<pre>smd_info->inited = 0;</pre>	int in busy 1:	err = smd_named_open_on_edge("DIAG_2",
<pre>mutex_init(&smd_info->smd_ch_mutex);</pre>	int in_busy_2;	err = smd named open on edge("DIAG 2 CMD"
<pre>spin_lock_init(&smd_info->in_busy_lock);</pre>	<pre>spinlock_t in_busy_lock;</pre>	
	unclosed char whuf in 1	
SWITCH (peripheral) {	unsigned char *buf_in_1; unsigned char *buf_in_2;	r = smd_named_open_on_edge(channel_name,
smd info->peripheral mask = DIAG CON MPSS:		✓ C diagfwd.c drivers/char/diag 2
break;	unsigned char *buf_in_1_raw;	r = smd named open on edge(channel name
case LPASS_DATA:	unsigned char *bui_in_z_raw;	
<pre>smd_info->peripheral_mask = DIAG_CON_LPASS;</pre>	<pre>unsigned int buf_in_1_size;</pre>	r = smd_named_open_on_edge(channel_name,
break;	<pre>unsigned int buf_in_2_size;</pre>	✓ C radio-iris-transport.c drivers/media/radio 1
case WCNSS_DATA:	unsigned int buf in 1 raw size:	rc = smd_named_open_on_edge("APPS_FM", SMD_APPS_WCNSS,
<pre>smd_info->peripheral_mask = DIAG_CON_WCNSS; have to</pre>	unsigned int buf_in_2_raw_size;	
smd info->peripheral mask = DIAG CON SENSORS:	<pre>int buf_in_1_ctxt; int buf in 2 ctxt;</pre>	ret = sma_named_open_on_edge(WCNSS_CTRL_CHANNEL, SMD_AP
break;		✓ C ssm.c drivers/platform/msm
default:	ruct workqueue_struct *wq;	rc = smd_named_open_on_edge(ssm_drv->channel_name,
<pre>pr_er int smd_read(smd_channel_t *ch, void *data, int len)</pre>	ruct work struct diag read and work.	C alink smd ynrt c drivers/soc/acom
	<pre>ruct work_struct diag_notify_update_smd_work;</pre>	
goto if (!ch) {	<pre>t notify_context;</pre>	ret = sma_namea_open_on_eage("GLINK_CTRL", einto->sma_eage,
<pre>/ pr_err("%s: Invalid channel specified\n",func)</pre>	<pre>ruct work_struct diag_general_smd_work; t general context;</pre>	ret = <mark>smd_named_open_on_edge</mark> (ch->name, einfo->smd_edge, &ch
return -ENODEV;	nt8_t inited;	··· C ina rautor and unit a driveralesslass
}		
	Function str for function to call to process the data that	
return ch->read(ch, data, len);	was just read from the smd channel	
<pre>EXPORT_SYMBOL(smd_read);</pre>	<pre>t (*process_smd_read_data)(struct diag_smd_info *smd_info,</pre>	
	;	

SMD/SMEM

Qualcomm Shared Memory Device

drivers >	soc > qcom > C smem.c > 🛇 msm_smem_probe(platform_device *)
1279	
1280	<pre>smem_targ_info_legacy:</pre>
1281	<pre>SMEM_INFO("%s: reading dt-specified SMEM address\n",func);</pre>
1282	<pre>r = platform_get_resource_byname(pdev, IORESOURCE_MEM, "smem");</pre>
1283	if (r) {
1284	<pre>smem_ram_size = resource_size(r);</pre>
1285	<pre>smem_ram_phys = r->start;</pre>
1286	}
1287	
1288	smem_targ_info_done:
1289	if (!smem_ram_phys !smem_ram_size) {
1290	<pre>LOG_ERR("%s: Missing SMEM TARGET INF0\n",func);</pre>
1291	return -ENODEV;
1292	}
1293	
1294	<pre>smem_ram_base = ioremap_nocache(smem_ram_phys, smem_ram_size);</pre>
1295	
1296	if (! <mark>smem_ram_base</mark>) {
1297	LOG_ERR("%s: ioremap_nocache() of addr:%pa size: %pa\n",
1298	func,
1299	&smem_ram_phys, &smem_ram_size);
1300	return -ENODEV;
1301	}
1302	
1303	<pre>if (!smem_initialized_check())</pre>
1304	return -ENODEV;

```
struct smd_channel {
   volatile void __iomem *send; /* some variant of smd_half_channel */
   volatile void __iomem *recv; /* some variant of smd_half_channel */
   unsigned char *send_data;
   unsigned char *recv data:
   unsigned fifo_size;
   struct list_head ch_list;
   unsigned current_packet;
   unsigned n;
   void *priv;
   void (*notify)(void *priv, unsigned flags);
   int (*read)(smd channel t *ch, void *data, int len);
   int (*write)(smd channel t *ch. const void *data. int len.
           bool int_ntfy);
   int (*read avail)(smd channel t *ch);
   int (*write_avail)(smd_channel_t *ch);
   int (*read from cb)(smd channel t *ch, void *data, int len);
   void (*update_state)(smd_channel_t *ch);
   unsigned last_state;
   void (*notify_other_cpu)(smd_channel_t *ch);
   void * (*read from fifo)(void *dest, const void *src, size t num bytes);
   void * (*write_to_fifo)(void *dest, const void *src, size_t num_bytes);
   char name[20];
   struct platform device pdev:
   unsigned type;
   int pending_pkt_sz;
   char is_pkt_ch;
    * private internal functions to access *send and *recv.
    * never to be exported outside of smd
   struct smd_half_channel_access *half_ch;
```

SMEM: entries and channels

46 results in 12 files - <u>Open in edito</u>

 C hftgresponse_handler.c drivers/madia/blatform/msm/vidc smem_table_ptr = smem_get_entry(SMEM_JMAGE_VERSION_TABLE, C venus_hft.c drivers/media/blatform/msm/vidc smem_table_ptr = smem_get_entry(SMEM_JMAGE_VERSION_TABLE, C msm_get_entry(SMEM_ARM_PARTITION_TABLE, &len, (smem_get_entry(SMEM_AARM_PARTITION_TABLE, &len, 	
smem_table_ptr = smem_get_entry(SMEM_IMAGE_VERSION_TABLE, C evenus_hfi.c drivers/media/platform/msm/vide 1 smem_table_ptr = smem_get_entry(SMEM_IMAGE_VERSION_TABLE, C msm_get_entry(SMEM_AARM_PARTITION_TABLE, &len, (smem_get_entry(SMEM_AARM_PARTITION_TABLE, &len, (smem_get_entry(SMEM_AARM_PARTITION_TABLE, &len,	
 C venus_hfic_drivers/media/platform/msm/vide smem_table_ptr = smem_get_entry(SMEM_JMAGE_VERSION_TABLE, C msm_get_pand.c drivers/mtd/devices (smem_get_entry(SMEM_AARM_PARTITION_TABLE, &len, (smem_get_entry(SMEM_AARM_PARTITION_TABLE, &len, 	
smem_table.ptr = smem_get_entry(SMEM_JMAGE_VERSION_TABLE, C msm_gpic_nand.c drivers/mtd/devices 2 (smem_get_entry(SMEM_AARM_PARTITION_TABLE, &len, (smem_get_entry(SMEM_AARM_PARTITION_TABLE, &len,	
 C msm_qpic_nand.c drivers/mtd/devices (smem_get_entry(SMEM_AARM_PARTITION_TABLE, &len, (smem_get_entry(SMEM_AARM_PARTITION_TABLE, &len, 	
(smem_get_entry(SMEM_AARM_PARTITION_TABLE, &len, (smem_get_entry(SMEM_AARM_PARTITION_TABLE, &len,	
(smem_get_entry(SMEM_AARM_PARTITION_TABLE, &len,	
C glink_smem_native_xprt.c drivers/soc/qcom [1]	
einfo->rx_fifo = smem_get_entry(SMEM_GLINK_NATIVE_XPRT_FIFO_1,	
C pil-q6v5-mss.c drivers/soc/qcom 2	
smem_reason = smem_get_entry_no_rlock(SMEM_SSR_REAS 🛪	
failure reason: (unknown, smem_get_entry_no_rlock failed).\n");	
v C smd_debug.c drivers/soc/qcom 5	
buffer = smem_get_entry(fifo_base_id + n, &buffer_size,	
tbl = smem_get_entry(ID_CH_ALLOC_TBL, &tbl_size, 0, SMEM_ANY_H	
tbl = smem_get_entry(SMEM_CHANNEL_ALLOC_TBL_2, &tbl_size, 0,	
tbl = smem_get_entry(ID_CH_ALLOC_TBL, &tbl_size, i, 0);	
tbl = smem_get_entry(SMEM_CHANNEL_ALLOC_TBL_2, &tbl_size, i, 0));
✓ C smd.c drivers/soc/qcom	
shared = smem_get_entry(ID_CH_ALLOC_TBL, &tbl_size,	
shared = smem_get_entry(SMEM_CHANNEL_ALLOC_TBL_2, &tbl_size	
shared_pri = smem_get_entry(ID_CH_ALLOC_TBL, &pri_size, restar	
shared_sec = smem_get_entry(SMEM_CHANNEL_ALLOC_TBL_2, &sec	
buffer = smem_get_entry(fifo_id + ch->n, &buffer_sz,	
SMD_INFO("smem_get_entry failed\n");	
C smem_debug.c drivers/soc/gcom	
data = smem_get_entry(SMEM_HW_SW_BUILD_ID, &size, 0,	
V C smem.c drivers/soc/qcom 17	
identify the early callers of smem_get_entry()	
*smem_get_entry_nonsecure - Get pointer and size of existing SME	
static void *_smem_get_entry_nonsecure(unsigned id, unsigned *size	e,
*smem_get_entry_secure - Get pointer and size of existing SMEM if	t
static void *_smem_get_entry_secure(unsigned id,	
returnsmem_get_entry_nonsecure(id, size, skip_init_check,	
ptr =smem_get_entry_nonsecure(id, &size, skip_init_check, true);	
ptr = smem_get_entry(id, &size, to_proc, flags);	
ret =smem_get_entry_secure(id, &size_out, to_proc, flags, true,	
* smem_get_entry - Get existing item with security support	
void *smem get entry(unsigned id unsigned *size unsigned to proc	
diffigrica and diffigrica size, diffigrica of construction	

EXPORT_SYMBOL(smem_get_entry);

/**

* smd_alloc_channel() - Create and init local structures for a newly allocated * SMD channel

* @alloc_elm: the allocation element stored in SMEM for this channel

* @table_id: the id of the table this channel resides in. 1 = first table, 2 = * seconds table, etc

* @r_info: pointer to the info structure of the remote proc for this channel * @returns: error code for failure; 0 for success

struct smd_channel *ch;

ch = kzalloc(sizeof(struct smd_channel), GFP_KERNEL); if (ch == 0) { pr_err("smd_alloc_channel() out of memory\n"); return -ENOMEN;

ch->n = alloc_elm->cid; ch->type = SMD_CHANNEL_TYPE(alloc_elm->type);

if (smd_alloc(ch, table_id, r_info)) {
 kfree(ch);
 return -ENODEV;

if (smd_is_packet(alloc_elm)) {
 ch->read = smd_packet_read;
 ch->write = smd_packet_read;
 ch->write_smd_packet_read_avail;
 ch->write_avail = smd_packet_read_avail;
 ch->update_state = update_packet_state;
 ch->read_from_cb = smd_packet_read_from_cb;
 ch->is pkt ch = 1;

} else {

ch->read = smd_stream_read; ch->write = smd_stream_write; ch->read_avail = smd_stream_read_avail; ch->write_avail = smd_stream_write_avail; ch->update_state = update_stream_state; ch->read_from_cb = smd_stream_read;

if (is_word_access_ch(ch->type)) {

ch->read_from_fifo = smd_memcpy32_from_fifo; ch->write_to_fifo = smd_memcpy32_to_fifo;

} else {

ch->read_from_fifo = smd_memcpy_from_fifo; ch->write_to_fifo = smd_memcpy_to_fifo;

smd_memcpy_from_fifo(ch->name, alloc_elm->name, SMD_MAX_CH_NAME_LEN); ch->name[SMD_MAX_CH_NAME_LEN-1] = 0;

ch->pdev.name = ch->name; ch->pdev.id = ch->type;

mutex_lock(&smd_creation_mutex); list_add(&ch->ch_list, &smd_ch_closed_list); mutex_unlock(&smd_creation_mutex);

Other stuff

\sim ANGLER

C avs.h C bam_dmux.h C boot_stats.h C cache_dump.h C carera2.h C clock-alpha-pll.h C clock-krait.h C clock-local2.h C clock-pll.h C clock-rpm.h C clock-rpm.h

✓ soc / acom

C core_ctl.h

C cpu_pwr_ctl.h

C cti-pmu-irq.h C devfreg devbw.h

C event timer.h

C glink_rpm_xprt.h

C glink.h

C hsic sysmon.h

C hvc.h

C jtag.h

C krait-regulator-pmic.h

C liquid_dock.h

C lpm-stats.h

C memory_dump.h C msm_gmi_interface.h

C msm-clock-controller.h

C msm-core.h

C ocmem.h

C pm.h

C qseecomi.h

C ramdump.h

C restart.h

C rpm-notifier.h C rpm-smd.h

C scm-boot.h

C scm-mpu.h

C scm.h

C smd.h

C smem_log.h

C smem.h

C socinfo.h

C spm.h

Qualcomm SoC drivers

static int jtag_fuse_probe(struct platform_device *pdev)

struct device *dev = &pdev->dev; struct fuse_drvdata *drvdata; struct resource *res; const struct of_device_id *match;

drvdata = devm_kzalloc(dev, sizeof(*drvdata), GFP_KERNEL);
if (!drvdata)
return -ENOMEM;

/* Store the driver data pointer for use in exported functions */
fusedrvdata = drvdata;
drvdata->dev = &pdev->dev;
platform_set_drvdata(pdev, drvdata);

match = of_match_device(jtag_fuse_match, dev); if (!match) return -EINVAL;

if (!strcmp(match->compatible, JTAG_FUSE_VERSION_V2))
 drvdata->fuse_v2 = true;
else if (!strcmp(match->compatible, JTAG_FUSE_VERSION_V3))
 drvdata->fuse_v3 = true;

res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "fuse-base");
if (!res)

return -ENODEV;

drvdata->base = devm_ioremap(dev, res->start, resource_size(res)); if (!drvdata->base) return -ENOMEM;

dev_info(dev, "JTag Fuse initialized\n");
return 0;

#define fuse_writel(drvdata, val, off) __raw_writel((val), drvdata->base + off)
#define fuse_readl(drvdata, off) __raw_readl(drvdata->base + off)

#define	OEM_CONFIG0	(0×000)
#define	OEM_CONFIG1	(0x004)
#define	OEM_CONFIG2	(0×008)

/* JTAG FUSE V1 */

#define	ALL_DEBUG_DISABLE	BIT(21)
#define	APPS_DBGEN_DISABLE	BIT(0)
#define	APPS_NIDEN_DISABLE	BIT(1)
#define	APPS_SPIDEN_DISABLE	BIT(2)
#define	APPS_SPNIDEN_DISABLE	BIT(3
#define	DAP_DEVICEEN_DISABLE	BIT(8

/* JTAG FUSE V2 */

#define ALL_DEBUG_DISABLE_V2 BIT(0)
#define APPS_DBGEN_DISABLE_V2 BIT(10)
#define APPS_NIDEN_DISABLE_V2 BIT(11)
#define APPS_SPIDEN_DISABLE_V2 BIT(12)
#define APPS_SPNIDEN_DISABLE_V2 BIT(13)
#define DAP DEVICEEN DISABLE V2 BIT(18)

/* JTAG FUSE V3 */

 #define
 ALL_DEBUG_DISABLE_V3
 BIT(29)

 #define
 APPS_DBGEN_DISABLE_V3
 BIT(8)

 #define
 APPS_NIDEN_DISABLE_V3
 BIT(21)

 #define
 APPS_SPIDEN_DISABLE_V3
 BIT(5)

 #define
 APPS_SPNIDEN_DISABLE_V3
 BIT(51)

 #define
 APP_DEVICEEN_DISABLE_V3
 BIT(31)

#define JTAG_FUSE_VERSION_V1
#define JTAG_FUSE_VERSION_V2
#define JTAG_FUSE_VERSION_V3

"qcom,jtag-fuse" "qcom,jtag-fuse-v2" "qcom,jtag-fuse-v3"

Diag protocol

Reverse-engineering the reverse-engineers

- SnoopSnitch (open source)
- Can enable protocol dumps on rooted devices
- Sends an obscure blob of QCDM commands through the harnessed /dev/diag interface
- Changes baseband firmware configuration
- Can you explain what exactly this commands blob does to your mobile phone?
- I got curious

oop	Snitch > app > src > main > java > de > srlabs > snoopsnitch > qdmon > 🧕 SetupLoggingCmds.java
1	<pre>package de.srlabs.snoopsnitch.gdmon;</pre>
2	
	class SetupLoggingCmds {
	<pre>static final byte[][] cmds = {</pre>
5	{(byte) 0x1D},
	{(byte) 0x00},
	{(byte) 0x7C},
	{(byte) 0x0C},
	{(byte) 0x63},
	{(byte) 0x60, (byte) 0x00},
	{(byte) 0x73, (byte) 0x00, (byte) 0x00, (byte) 0x00, (byte) 0x03, (byte
2	{(byte) 0x73, (byte) 0x00, (byte) 0x00, (byte) 0x00, (byte) 0x03, (byte
	{(byte) 0x73, (byte) 0x00, (byte) 0x00, (byte) 0x00, (byte) 0x03, (byte
	{(byte) 0x73, (byte) 0x00, (byte) 0x00, (byte) 0x00, (byte) 0x03, (byte
5	{(byte) 0x73, (byte) 0x00, (byte) 0x00, (byte) 0x00, (byte) 0x03, (byte
	{(byte) 0x73, (byte) 0x00, (byte) 0x00, (byte) 0x00, (byte) 0x03, (byte
	{(byte) 0x73, (byte) 0x00, (byte) 0x00, (byte) 0x00, (byte) 0x03, (byte
	{(byte) 0x7D, (byte) 0x04, (byte) 0x00, (byte) 0x00, (byte) 0x61, (byte
	{(byte) 0x7D, (byte) 0x04, (byte) 0xF4, (byte) 0x01, (byte) 0xFA, (byte
	{(byte) 0x7D, (byte) 0x04, (byte) 0xE8, (byte) 0x03, (byte) 0xEF, (byte
	{(byte) 0x7D, (byte) 0x04, (byte) 0xD0, (byte) 0x07, (byte) 0xD8, (byte
2	{(byte) 0x7D, (byte) 0x04, (byte) 0xB8, (byte) 0x0B, (byte) 0xC6, (byte
	{(byte) 0x7D, (byte) 0x04, (byte) 0xA0, (byte) 0x0F, (byte) 0xAA, (byte
	{(byte) 0x7D, (byte) 0x04, (byte) 0x94, (byte) 0x11, (byte) 0xAE, (byte
5	{(byte) 0x7D, (byte) 0x04, (byte) 0xF8, (byte) 0x11, (byte) 0x05, (byte
	{(byte) 0x7D, (byte) 0x04, (byte) 0x88, (byte) 0x13, (byte) 0xA5, (byte
	{(byte) 0x7D, (byte) 0x04, (byte) 0x7C, (byte) 0x15, (byte) 0x8C, (byte
	{(byte) 0x7D, (byte) 0x04, (byte) 0x70, (byte) 0x17, (byte) 0xC0, (byte
	{(byte) 0x7D, (byte) 0x04, (byte) 0x64, (byte) 0x19, (byte) 0x79, (byte
	{(byte) 0x7D, (byte) 0x04, (byte) 0x58, (byte) 0x1B, (byte) 0x5B, (byte
	{(byte) 0x7D, (byte) 0x04, (byte) 0xBC, (byte) 0x1B, (byte) 0xC7, (byte
	Ilbutal AVTO (buta) AVAL (buta) AV2A (buta) AVIC (buta) AV21 (buta

0days.enginee

Diag commands: known and unknown

18	<pre>#ifndef LIBQCDM_DM_COMMANN</pre>	DS_	Н
19	#define LIBQCDM_DM_COMMANN	S_	Н
20			
21	enum {		
22	DIAG_CMD_VERSION_INFO	=	0
23	DIAG_CMD_ESN	=	1
24	DIAG_CMD_PEEKB	=	2
25	DIAG_CMD_PEEKW	=	З
26	DIAG_CMD_PEEKD	=	4
27	DIAG_CMD_POKEB	=	5
28	DIAG_CMD_POKEW	=	6
29	DIAG_CMD_POKED	=	7
30	DIAG_CMD_OUTP	=	8
31	DIAG_CMD_OUTPW	=	9
32	DIAG_CMD_INP	=	1
33	DIAG_CMD_INPW	=	1
34	DIAG_CMD_STATUS	=	1
35	DIAG_CMD_LOGMASK	=	1
36	DIAG_CMD_LOG	=	1
37	DIAG_CMD_NV_PEEK	=	1
38	DIAG_CMD_NV_POKE	=	1

=	0,	/*	Version info */
=	1,	/*	ESN */
=	2,	/*	Peek byte */
=	з,	/*	Peek word */
=	4,	/*	Peek dword */
=	5,	/*	Poke byte */
=	6,	/*	Poke word */
=	7,	/*	Poke dword */
=	8,	/*	Byte output */
=	9,	/*	Word output */
=	10,	/*	Byte input */
=	11,	/*	Word input */
=	12,	/*	Station status */
=	15,	/*	Set logging mask */
=	16,	/*	Log packet */
=	17,	/*	Peek NV memory */

= 18, /* Poke NV memory */

99		DIAG_CMD_RPC	=	100,	/*	Used for RPC */
100		DIAG_CMD_GET_PROPERTY	=	101,		
101		DIAG_CMD_PUT_PROPERTY	=	102,		
102		DIAG_CMD_GET_GUID	=	103,	/*	GUID requests */
103		DIAG_CMD_USER_CMD	=	104,	/*	User callbacks */
104		DIAG_CMD_GET_PERM_PROPERTY	=	105,		
105		DIAG_CMD_PUT_PERM_PROPERTY	=	106,		
106		DIAG_CMD_PERM_USER_CMD	=	107,	/*	Permanent user callbacks */
107		DIAG_CMD_GPS_SESS_CTRL	=	108,	/*	GPS session control */
108		DIAG_CMD_GPS_GRID	=	109,	/*	GPS search grid */
109		DIAG_CMD_GPS_STATISTICS	=	110,		
110		DIAG_CMD_TUNNEL	=	111,	/*	Tunneling command code */
111		DIAG_CMD_RAM_RW	=	112,	/*	Calibration RAM control using DM */
112		DIAG_CMD_CPU_RW	=	113,	/*	Calibration CPU control using DM */
113		DIAG_CMD_SET_FTM_TEST_MODE	=	114,	/*	Field (or Factory?) Test Mode */
114		DIAG_CMD_LOG_CONFIG	=	115,	/*	New logging config command */
115		DIAG_CMD_EXT_BUILD_ID	=	124,	1	
116		DIAG_CMD_EXT_MESSAGE_CONFI	G=	125,		
117		DIAG_CMD_EVENT_GET_MASK	=	129,		
118		DIAG_CMD_EVENT_SET_MASK	=	130,		
119		DIAG_CMD_SAMSUNG_IND	=	217,	/*	Unsolicited message seen on Samsung Z810 */
120	};					

Command 146 (0x92) = qshrinked log message hash

Diag command format



Diag subsystems

- Diagnostic system extensions for baseband subsystems
 - ~100 subsystems + OEM reserved
 - Subsystems may register their custom handlers with DIAG task
 - Packet is opaque
- DIAG_CMD_SUBSYS = 75
- struct {
 - u8 subsys_id;
 - u16 subsys_cmd;
 - payload (variable len) }

```
/* WCDMA subsystem command codes */
enum {
   DIAG_SUBSYS_WCDMA_CALL_START = 12, /* Starts a call */
    DIAG_SUBSYS_WCDMA_CALL_END
                                 = 13, /* Ends an ongoing call */
   DIAG_SUBSYS_WCDMA_STATE_INF0 = 15, /* Gets WCDMA state */
};
/* HDR subsystem command codes */
enum {
   DIAG_SUBSYS_HDR_STATE_INFO = 8, /* Gets EVDO state */
};
/* GSM subsystem command codes */
enum {
   DIAG_SUBSYS_GSM_STATE_INFO = 1, /* Gets GSM state */
};
```

Diag subsystems (2)



days.enginee



LOAD: COB9E3CO LOAD: COB9F3CO err inject crash execute: @ CODE XREF: err inject crash initiate:loc COB9E4ACip LOAD: COB9E3CO @ DATA XREF: err inject crash devcfg check+130+0 LOAD: COB9E3CO 10 1C 01 D1 $\{ r1 = memub (r0 + #1) : allocframe (#8) \}$ LOAD: COB9E3C4 OC 60 41 10 $\{ p\theta = cmp.eq (r1, \#\theta) : if (!p\theta.new) jump:t loc C0B9E3DC$ LOAD: COB9E3C8 OO DO DD A1 memd (r29 + #0) = r17:16 } { if !p0 iump default } LOAD: C0B9E3CC 32 C0 20 5C LOAD: COB9E3D0 70 42 00 5A { call sub COB9E8B0 LOAD: COB9E3D4 F1 6A 45 OC immext (#0xC45ABC40) LOAD: COB9E3D8 00 C0 00 78 r0 = ##dword C45ABC40 } LOAD: COB9E3DC LOAD: COB9E3DC loc COB9E3DC: @ CODE XREF: err_inject_crash_execute+4;j { p0 = cmp.eq (r1, #1) ; if (p0.new) jump:nt ERR_INJECT_WDOG_TIMEOUT } LOAD: C0B9E3DC 1C C1 01 10 { p0 = cmp.eq (r1, #2) ; if (p0.new) jump:t ERR INJECT NULLPTR LOAD: COB9E3E0 1E 62 01 10 LOAD: COB9E3E4 90 6F 32 0C immext (#0xC32BE400) LOAD: C089E3E8 10 C5 00 78 r16 = ##unk C32BE428 } { p0 = cmp.eq (r1, #3) ; if (!p0.new) jump:t default } LOAD: COB9E3EC 22 E3 41 10 LOAD: COB9E3F0 98 60 16 5B { call sub C0452520 LOAD: C0B9E3F4 81 00 70 48 $r\theta = \#7$; $r1 = memw (r16 + \#\theta)$ } LOAD: COB9E3F8 00 40 40 88 $\{ r\theta = convert w2sf (r\theta) \}$ LOAD: C0B9E3FC 01 C0 90 91 r1 = memw (r16 + #0) } LOAD: COB9E400 22 40 60 8B { r2 = convert sf2uw (r0):chop LOAD: COB9E404 D8 42 18 5B call log 0 LOAD: COB9E408 4E 70 15 0C immext (#0xC15C1380) LOAD: C0B9E40C 80 C4 00 78 $r\theta$ = ##err inject crash c Should have crashed due to div0 7 u d } LOAD: COB9E410 16 CO 00 58 { jump loc_COB9E43C } LOAD: C089E414 LOAD: COB9E414 ERR INJECT WDOG TIMEOUT: @ CODE XREF: err inject crash execute:loc COB9E3DC+i LOAD:COB9E414 LOAD:COB9E414 FE FC FF 5B { call sub COB9DE10 } { jump loc C0B9E43C } LOAD: C0B9E418 12 C0 00 58 LOAD:COB9E41C Ø LOAD:COB9E41C LOAD:C0B9E41C ERR INJECT NULLPTR: @ CODE XREF: err inject crash execute+20+j LOAD:C0B9E41C 4E 70 15 0C { immext (#0xC15C1380) $r\theta$ = ##err inject crash c Should have crashed due to null access x x ; r1 = memw (r16 + # θ) } LOAD: COB9E420 81 00 CO 49 { call log 0 LOAD: C0B9E424 C6 42 18 5B LOAD: COB9E428 81 00 12 00 $r2 = memw (r1 + #0) : r1 = memw (r16 + #0) }$ LOAD: C0B9E42C 08 C0 00 58 { jump loc C0B9E43C } LOAD: COB9E430 LOAD:C0B9E430 LOAD: COB9E430 default: @ CODE XREF: err inject crash execute+Ctj @ err inject crash execute+2C+i LOAD: COB9E430 LOAD: COB9E430 10 58 17 58 { call log md5 LOAD: C0B9E434 4E 70 15 0C immext (#0xC15C1380) LOAD: COB9E438 80 C2 00 78 $r\theta$ = ##err inject crash c err inject crash unhandled crash ID x } LOAD: COB9E43C @ CODE XREF: err inject crash execute+50+j LOAD: COB9E43C loc COB9E43C: LOAD: COB9E43C @ err_inject_crash_execute+58†j ... { r0 = #0 LOAD: C0B9E43C 00 40 00 78 LOAD: COB9E440 10 40 DD 91 r17:16 = memd (r29 + #0)immext (#0xC32BE400) LOAD:COB9E444 90 6F 32 0C memb (##unk C32BE424) = $r\theta$.new } LOAD: C0B9E448 24 C4 A0 48 LOAD: COB9E44C 1E CO 1E 90 { deallocframe } LOAD: C0B9E450 00 C0 9F 52 { jumpr r31 } LOAD COB9F450 @ End of function err_inject_crash execute LOAD: COB9E450

Examples

SetupLoggingCmds.jar

```
class SetupLoggingCmds {
    static final byte[][] cmds = {
            {(byte) 0x1D}, // DIAG_CMD_TIMESTAMP
            {(byte) 0x00}, // DIAG_CMD_VERSION_INF0
            {(byte) 0x7C}, // DIAG_CMD_EXT_BUILD_ID
            {(byte) 0x0C}, // DIAG_CMD_STATUS
            {(byte) 0x63}, // DIAG CMD STATUS SNAPSHOT
            {(byte) 0x60, (byte) 0x00}, // DIAG_CMD_EVENT_REPORT
            {(byte) 0x73, (byte) 0x00, ..., (byte) 0x00}, // DIAG_CMD_LOG_CONFIG
            // more entries of DIAG_CMD_LOG_CONFIG
            {(byte) 0x7D, (byte) 0x04, ..., (byte) 0x00}, // DIAG_CMD_EXT_MESSAGE_CONFIG
            // more entries of DIAG CMD EXT MESSAGE CONFIG
            {(byte) 0x60, (byte) 0x00} // DIAG_CMD_EVENT_REPORT
    };
```

How do cellular protocol dumps work?

σ

q

decode

Example

command packet

S

DIAG CMD LOG CONFIG (0x73)

- Enable cellular protocol dumps
- Command format is partially \bullet documented in libgcdm 🗣
- Op = subcommand
- Equipment ID
 - GSM (5), UMTS (7), TDSCDMA (13)

<pre>struct DMCmdLogConfig {</pre>
uint8_t code;
<pre>uint8_t pad[3];</pre>
uint32_t op;
uint32_t equipid;
<pre>uint32_t num_items;</pre>
uint8_t mask[0];
<pre>}attribute ((packed));</pre>
<pre>typedef struct DMCmdLoaConfia DMCmdLoaConf.</pre>





What about message logs?

Example decode of command packet (SnoopSnitch)

DIAG_CMD_EXT_MESSAGE_CONFIG (0x7D)

- Enable/disable and configure textual message logging
- Command format is **undocumented**
- Operates on subcommands
 - Set logging mask
- Logging mask
 - Applied bitwise& against reported loglevel of message
 - Mask 0x0 disables all logging, 0xFFFFFFF enables all
- SSID
 - Filter by subsystem ID
 - Not same as DIAG subsystems

(byte)) 0x7D,	, // DI/	AG_CMD	_EXT_M	IESSAGE_	CONFIG			
byte)	0x04,	// sul	bcomman	nd: se	et mask				
byte)	0x40,	(byte)	0x1F,	// 9	ssid sta	rt			
byte)	0x40,	(byte)	0x1F,	// 9	sid end				
byte)	0x00,	(byte)	0x00,	// 1	bad				
byte)	0x00,	(byte)	0x00,	(byte	e) 0x00,	(byte)	0x00},	// mask	
	def lo	ogging_ onfig =	enable []	Enab mess all SS	le all te age log SIDs (m	xt Iging on y code)	I		
	wł	nile (cmd cmd cmd	ssid · = '\x += st += st	< 0x2 7d\x0 ruct. ruct.	888): 4' pack('< pack('<	H', ssi H', ssi	id); id);		

cmd += '\xff\xff\xff\xff'

config.append(cmd);

ssid += 1

return config

Parsing incoming log messages

DIAG_CMD_LOG_MESSAGE (0x79/121)

- u8 cmd = 0x79
- u8 type
- u8 n_args
- u8 dropcount
- u64 timestamp
- u16 ssid
- u16 line
- u32 unknown
- ... args: n_args-1 * u32
- ASCII log message string

DIAG_CMD_LOG_HASH (0x92/146)

- u8 cmd = 0x92
- u8 type
- u8 n_args
- u8 dropcount
- u64 timestamp
- u16 ssid
- u16 line
- u32 unknown
- u32 md5 hash of log message
- ...args

79000300 - 009c41af 7f3de700 - 6c00 - 0000 - 04000000 - 4c010000 00000000 00000000

646566696e65645f666561747572653a2066756e6374696f6e20656e74727920776974682066656174757265202564006e765f746f5f676c6f62616c2e6300eb317e # 79000000 - 0030bf4f 933de700 - 9d02 - 5100 - 04000000 - - 5450433a204c61743a3130312e30333030302c204c6f6e3a3130312e3438393939382c20416c743a30 ...

DIAG_CMD_LOG_HASH:

92000300 - 0058ae52 1531e700 - 900f - 0000 - 04000000 - 4a067d5d - 0f050000 00120000 00010000 00 0fe5 7e

Crash injection

```
4B // DIAG_CMD_SUBSYS
25 // subsystem ID: DEBUG
03 00 // subcommand: core dump
00 // crash type
00 // crash delay
```

Crash types: 0 = halt/panic, 1 = watchdog timeout, 2 = nullptr access, 3 = divide by 0 exception

- Didn't work on my Nexus
- On production devices this is expected to reboot the phone, no dumps left
- Might (and probably should) work on very old or obscure Qualcomm modems

diagtalk

('msghash: ', '0x7f78155e') ('Text message: ', '*** unknown message ***') ('Args: ', [0, 0]) ('n_args_real: ', 0) [095(3)06045e700] *** unknown message ***

('Raw message: ', '92000100009c19bde945e700a800051262000000hb135cea65000000dd617e') 92000100009c1900e945e700a800051202000000bb123cea65000000dd617e ('masrk: ', 2) ('masrk: ', 2) ('masrk: ', '0eca5cb2bd') ('Text message: ', 'Intsmgr_diag.c:Could not allocate MMccoex pwr log pkt of size %d\n') ('Args: ', 1) ('masrg.real: ', 1) ('masrg.real: ', 1)

('Raw message: ', '92000400009:1950e945e7009502310f040000065745284010000002816dbc001000000000000000000000000000 92004400009:1950e945e7009502310f0400000050745284010000002816dbc0010000000000000000020177e

('s:16: ', 4001) ('mask: ', 4) ('n_args: ', 4) ('code: DL4_0'SR_EXT_MSG_TERSE_F', 146) ('msgmash: ', 0x4667246b ('net: ms:sage: 3355805.1, 0) ('net: ms:sage: 335583580, 1, 0)) ('ng55_fibe32560] *** unknown ms:sage ***

('Raw message: ', '920001000009c19b0e945e700ab0c39010400000006a37e') 92000100009C19b0e945700ab0c3901040000008sa615e0100000006c37e ('mask: ', 4) ('nargs: ', 1) ('code: DIAC_QSE_ETASE_F', 146) ('mashash: ', '0455e61ea85') ('Text message: ', '10450 ('Text message: ', '0450 ('Args: ', 1]) ('n args.real: ', 0) (0960c19b0e9457000) *** unknown message ***

520001000040C68C634567006C001200040000008148e45b40289cc2f9617e [0048c68ce345e700] wmsutils.c:free @0xc29c2840

920002000048c68ce345e70040590500020000007b43d14d2c000000000000006e5d7e [0048c68ce345e700] *** unknown message ***

920000000048c68ce345e7004c5905000200000025f5e25cfbc97e [0048c68ce345e700] cmss.c:=CN= CM sending SRV_CHANGED event for cell info

920004000948c68ce345e7009a03a90f02000000dd3bb0a010000004c000000000000000000000000 [0048c68ce345e700] rr_acq_db.c:gs1:Adding ARFCN 76 (900 band) to acquisition database. PLMN 520-99

9280848080848c68ce345e7809a03a99f020000000dd3bb9a019090004400000008822000063000000ff1a7e [0048c68ce345e700] rr_acq_db.c:gs1:Adding ARFCN 77 (900 band) to acquisition database. PLMN 520-99

920004000048c68ce345e7009ae3a90f02000000dd3bb9a01000000460000000802000063000000109d7e [0048c68ce345e700] rr_acq_db.c:gs1:Adding ARFCN 78 (900 band) to acquisition database. PLMN 520-99

920004000048c68ce345e7009a03a90f02000000dd3bb0a010000004f1000000080200006300000045187e [0048c68ce345e700] rr_acq_db.c:gs1:Adding ARFCN 79 (900 band) to acquisition database, PLHN 520-99

920004000048c68ce345e7009a03a90f0200000000d3bb0a01000000770000000802000063000000c12c7e [0048c68ce345e700] rr_acq_db.c:gs1:Adding ARFCN 119 (900 band) to acquisition database, PLMN 520-99

920004000048c68ce345e7009a03a90f02000000bdd3bb0a010000000780000008020000630000005a47e [0048c68ce345e700] rr_acq_db.c:gs1:Adding ARFCN 120 (900 band) to acquisition database. PLMN 520-99

920004000048c68ce345e7009a03a90f0200000000d3bb0a010000007a00000008020000630000000ea67e [0048c68ce345e700] rr_acq_db.c:gs1:Adding ARFCN 122 (900 band) to acquisition database, PLMN 520-99

920004000048c68ce345e7009a03a90f020000000dd3bb0a010000007b000000080200006530000005b237e [0048c68ce345e700] rr_acc_db.c:gs1:Adding ARFCN 123 (900 band) to acquisition database, PLMN 520-99

920004000048c68ce345e7009a03a90f020000000dd3bb0a010000007c00000008020000663000000c3a17e [0048c68ce345e700] rr_acq_db.c:gs1:Adding ARFCN 124 (900 band) to acquisition database, PLMN 520-99

920001000048c68ce345e7003501a90f04000000ea7539d7010000004af77e [0048c68ce345e700] rr_l1_idle_mode.c:gs1:Cell supports EGPR5; enabled in MS

920002000048c68ce345e7006702a90f04000000d5fb89e80100000000000000b1887e [0048c68ce345e700] *** unknown message ***

790000000048c68ce345e7008703a90f040000006773313a525253746174653a2072725f6c315f69646c655f636f6e74726f6c284e554c4c2d3e535441 [0048c68ce345e700] rr_l1_idle_mode.c: gs1:RRState: rr_l1_idle_control(NULL->START_IDLE)

920003000048c68ce345e7000703a90f04000000e6ca5f1e010000000000000002000000cda77e [0048c68ce345e700] rr_l1_idle_mode.c:gs1:RRState: rr_l1_idle_control(0->2)

790000000024c78ce345e7006f10a90f800000006773313a494d73673a2052525f53474c54455f42414e445f434f45585f494d53475f42415f4c4953345 (0024c78ce345e700) rr_gprs_debug.c: gs1:IMsg: RR_SGLTE_BAND_COEX_IMSG_BA_LIST_UPDATE_IND state STARTING_L1_IDLE

920005000024c78ce345e700a410a90f04000008fdd050001000000d4000000210000000200000012000000e8a27e [0024c78ce345e700] rr_gprs_debug.c:gs1:IMsg: (212,33,2) state 18

920002000024c78ce345e7001816a90f04000000e5875e8b010000000000000e8e77e [0024c78ce345e700] *** unknown message ***

920001000024c78ce345e700c901a90f040000004ebfa4be01000000cdbe7e [0024c78ce345e700] *** unknown message ***

790000000024c78ce345e700c50597170400000070626d5f6f6e5f636d5f73735f6576745f726566726573685f6563633a4174206c65617374206f666520 [0024c78ce345e700] pbmcustomecc.c: pbm_on_cm_ss_evt_refresh_ecc:At least one card in slot 0days.engir

Conclusions

Future work

Qualcomm Hexagon

- Other Qualcomm-proprietary diagnostic protocols
- QEMU Hexagon (modern!) full system emulation
- Software-based debugger for prod-fused devices
- JTAG fusing bypass
- OTA vectors
- MP -> AP escalation
- Decompiler
- Binary patch diffing

Basebands: community research

- CDMA BTS software implementation
- Update osmocommBB a little bit
- Open-source cellular ecosystem for the open spectrum
 - Technically, nothing prevents cellular protocols from operating on unlicensed radio bands
 - But basebands are locked to radio bands via hardware capabilities + firmware programming
 - Some mobile phones seem to support
 2.4Ghz/5Ghz (bb) on paper
 - So it should be possible to reconfigure the baseband radio layer
 - \circ $\,$ BTS on SDR makes no assumptions

References

[CCC2011] Reverse engineering a Qulacomm baseband <u>https://fahrplan.events.ccc.de/congress/2011/Fahrplan/attachments/2022</u> <u>11-ccc-qcombbdbg.pdf</u>

[HEXAGONDSP] Qualcomm Hexagon DSP: An architecture optimized for mobile multimedia and communications <u>https://developer.qualcomm.com/download/hexagon/hexagon-dsp-architecture.pdf</u>

[HEXAGONISA] Hexagon V62 Programmer's Reference Manual https://developer.qualcomm.com/download/hexagon/hexagon-v62-programmers-reference-manual.pdf

[MODKIT] Exploring Qualcomm Baseband via ModKit (2018) https://cansecwest.com/slides/2018/Exploring%20Qualcomm%20Baseband%20via%20ModKit%20-%20Peter%20Pi,%20XiLing %20Gong,%20and%20Gmxp,%20Tencent%20Security%20Platform%20Department.pdf

[HYPERVISORS] Hypervisor vulnerability research: state of the art <u>https://alisa.sh/slides/HypervisorVulnerabilityResearch2020.pdf</u>

[PRODFUSING] Leaked Qualcomm memo on production fusing <u>https://pastebin.com/DUEbnuTf</u>

[SNAPDRAGON] Qualcomm® Snapdragon[™] 820E Processor (APQ8096SGE) <u>https://developer.gualcomm.com/download/sd820e/qualcomm-snapdragon-820e-processor-apg8096sge-device-specification.pdf</u>



Twitter: @alisaesage

E-mail: contact@0days.engineer