sys_regs.c File Reference

#include <linux/irqchip/arm-gic-v3.h>
#include <asm/kvm_asm.h>
#include <asm/kvm_mmu.h>
#include <hyp/adjust_pc.h>
#include <nvhe/fixed_config.h>
#include "../../sys_regs.h"

Include dependency graph for sys_regs.c:

Go to the source code of this file.

Macros
#define	AARCH32(REG)   { SYS_DESC(REG), .access = pvm_access_id_aarch32 }
#define	AARCH64(REG)   { SYS_DESC(REG), .access = pvm_access_id_aarch64 }
#define	ID_UNALLOCATED(crm, op2)
#define	RAZ_WI(REG)   { SYS_DESC(REG), .access = pvm_access_raz_wi }
#define	HOST_HANDLED(REG)   { SYS_DESC(REG), .access = NULL }

Functions
static void	inject_undef64 (struct kvm_vcpu *vcpu)
static u64	get_restricted_features_unsigned (u64 sys_reg_val, u64 restrict_fields)
static u64	get_pvm_id_aa64pfr0 (const struct kvm_vcpu *vcpu)
static u64	get_pvm_id_aa64pfr1 (const struct kvm_vcpu *vcpu)
static u64	get_pvm_id_aa64zfr0 (const struct kvm_vcpu *vcpu)
static u64	get_pvm_id_aa64dfr0 (const struct kvm_vcpu *vcpu)
static u64	get_pvm_id_aa64dfr1 (const struct kvm_vcpu *vcpu)
static u64	get_pvm_id_aa64afr0 (const struct kvm_vcpu *vcpu)
static u64	get_pvm_id_aa64afr1 (const struct kvm_vcpu *vcpu)
static u64	get_pvm_id_aa64isar0 (const struct kvm_vcpu *vcpu)
static u64	get_pvm_id_aa64isar1 (const struct kvm_vcpu *vcpu)
static u64	get_pvm_id_aa64isar2 (const struct kvm_vcpu *vcpu)
static u64	get_pvm_id_aa64mmfr0 (const struct kvm_vcpu *vcpu)
static u64	get_pvm_id_aa64mmfr1 (const struct kvm_vcpu *vcpu)
static u64	get_pvm_id_aa64mmfr2 (const struct kvm_vcpu *vcpu)
u64	pvm_read_id_reg (const struct kvm_vcpu *vcpu, u32 id)
static u64	read_id_reg (const struct kvm_vcpu *vcpu, struct sys_reg_desc const *r)
static bool	pvm_access_raz_wi (struct kvm_vcpu *vcpu, struct sys_reg_params *p, const struct sys_reg_desc *r)
static bool	pvm_access_id_aarch32 (struct kvm_vcpu *vcpu, struct sys_reg_params *p, const struct sys_reg_desc *r)
static bool	pvm_access_id_aarch64 (struct kvm_vcpu *vcpu, struct sys_reg_params *p, const struct sys_reg_desc *r)
static bool	pvm_gic_read_sre (struct kvm_vcpu *vcpu, struct sys_reg_params *p, const struct sys_reg_desc *r)
int	kvm_check_pvm_sysreg_table (void)
bool	kvm_handle_pvm_sysreg (struct kvm_vcpu *vcpu, u64 *exit_code)
bool	kvm_handle_pvm_restricted (struct kvm_vcpu *vcpu, u64 *exit_code)

Variables
u64	id_aa64pfr0_el1_sys_val
u64	id_aa64pfr1_el1_sys_val
u64	id_aa64isar0_el1_sys_val
u64	id_aa64isar1_el1_sys_val
u64	id_aa64isar2_el1_sys_val
u64	id_aa64mmfr0_el1_sys_val
u64	id_aa64mmfr1_el1_sys_val
u64	id_aa64mmfr2_el1_sys_val
u64	id_aa64smfr0_el1_sys_val
static const struct sys_reg_desc	pvm_sys_reg_descs []

Macro Definition Documentation

AARCH32

#define AARCH32

(

REG

)

{ SYS_DESC(REG), .access = pvm_access_id_aarch32 }

Definition at line 316 of file sys_regs.c.

AARCH64

#define AARCH64

(

REG

)

{ SYS_DESC(REG), .access = pvm_access_id_aarch64 }

Definition at line 319 of file sys_regs.c.

HOST_HANDLED

#define HOST_HANDLED

(

REG

)

{ SYS_DESC(REG), .access = NULL }

Definition at line 335 of file sys_regs.c.

ID_UNALLOCATED

#define ID_UNALLOCATED	(		crm,
			op2
	)

Value:

    {           \
    Op0(3), Op1(0), CRn(0), CRm(crm), Op2(op2), \
    .access = pvm_access_id_aarch64,        \
}

Definition at line 326 of file sys_regs.c.

RAZ_WI

#define RAZ_WI

(

REG

)

{ SYS_DESC(REG), .access = pvm_access_raz_wi }

Definition at line 332 of file sys_regs.c.

Function Documentation

get_pvm_id_aa64afr0()

static u64 get_pvm_id_aa64afr0 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 138 of file sys_regs.c.

{
    /*
     * No support for implementation defined features, therefore, hyp has no
     * sanitized copy of the feature id register.
     */
    BUILD_BUG_ON(PVM_ID_AA64AFR0_ALLOW != 0ULL);
    return 0;
}

Here is the caller graph for this function:

get_pvm_id_aa64afr1()

static u64 get_pvm_id_aa64afr1 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 148 of file sys_regs.c.

{
    /*
     * No support for implementation defined features, therefore, hyp has no
     * sanitized copy of the feature id register.
     */
    BUILD_BUG_ON(PVM_ID_AA64AFR1_ALLOW != 0ULL);
    return 0;
}

Here is the caller graph for this function:

get_pvm_id_aa64dfr0()

static u64 get_pvm_id_aa64dfr0 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 118 of file sys_regs.c.

{
    /*
     * No support for debug, including breakpoints, and watchpoints,
     * therefore, pKVM has no sanitized copy of the feature id register.
     */
    BUILD_BUG_ON(PVM_ID_AA64DFR0_ALLOW != 0ULL);
    return 0;
}

Here is the caller graph for this function:

get_pvm_id_aa64dfr1()

static u64 get_pvm_id_aa64dfr1 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 128 of file sys_regs.c.

{
    /*
     * No support for debug, therefore, hyp has no sanitized copy of the
     * feature id register.
     */
    BUILD_BUG_ON(PVM_ID_AA64DFR1_ALLOW != 0ULL);
    return 0;
}

Here is the caller graph for this function:

get_pvm_id_aa64isar0()

static u64 get_pvm_id_aa64isar0 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 158 of file sys_regs.c.

{
    return id_aa64isar0_el1_sys_val & PVM_ID_AA64ISAR0_ALLOW;
}

Here is the caller graph for this function:

get_pvm_id_aa64isar1()

static u64 get_pvm_id_aa64isar1 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 163 of file sys_regs.c.

{
    u64 allow_mask = PVM_ID_AA64ISAR1_ALLOW;
 
    if (!vcpu_has_ptrauth(vcpu))
        allow_mask &= ~(ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_APA) |
                ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_API) |
                ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_GPA) |
                ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_GPI));
 
    return id_aa64isar1_el1_sys_val & allow_mask;
}

Here is the caller graph for this function:

get_pvm_id_aa64isar2()

static u64 get_pvm_id_aa64isar2 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 176 of file sys_regs.c.

{
    u64 allow_mask = PVM_ID_AA64ISAR2_ALLOW;
 
    if (!vcpu_has_ptrauth(vcpu))
        allow_mask &= ~(ARM64_FEATURE_MASK(ID_AA64ISAR2_EL1_APA3) |
                ARM64_FEATURE_MASK(ID_AA64ISAR2_EL1_GPA3));
 
    return id_aa64isar2_el1_sys_val & allow_mask;
}

Here is the caller graph for this function:

get_pvm_id_aa64mmfr0()

static u64 get_pvm_id_aa64mmfr0 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 187 of file sys_regs.c.

{
    u64 set_mask;
 
    set_mask = get_restricted_features_unsigned(id_aa64mmfr0_el1_sys_val,
        PVM_ID_AA64MMFR0_RESTRICT_UNSIGNED);
 
    return (id_aa64mmfr0_el1_sys_val & PVM_ID_AA64MMFR0_ALLOW) | set_mask;
}

Here is the call graph for this function:

Here is the caller graph for this function:

get_pvm_id_aa64mmfr1()

static u64 get_pvm_id_aa64mmfr1 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 197 of file sys_regs.c.

{
    return id_aa64mmfr1_el1_sys_val & PVM_ID_AA64MMFR1_ALLOW;
}

Here is the caller graph for this function:

get_pvm_id_aa64mmfr2()

static u64 get_pvm_id_aa64mmfr2 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 202 of file sys_regs.c.

{
    return id_aa64mmfr2_el1_sys_val & PVM_ID_AA64MMFR2_ALLOW;
}

Here is the caller graph for this function:

get_pvm_id_aa64pfr0()

static u64 get_pvm_id_aa64pfr0 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 86 of file sys_regs.c.

{
    u64 set_mask = 0;
    u64 allow_mask = PVM_ID_AA64PFR0_ALLOW;
 
    set_mask |= get_restricted_features_unsigned(id_aa64pfr0_el1_sys_val,
        PVM_ID_AA64PFR0_RESTRICT_UNSIGNED);
 
    return (id_aa64pfr0_el1_sys_val & allow_mask) | set_mask;
}

Here is the call graph for this function:

Here is the caller graph for this function:

get_pvm_id_aa64pfr1()

static u64 get_pvm_id_aa64pfr1 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 97 of file sys_regs.c.

{
    const struct kvm *kvm = (const struct kvm *)kern_hyp_va(vcpu->kvm);
    u64 allow_mask = PVM_ID_AA64PFR1_ALLOW;
 
    if (!kvm_has_mte(kvm))
        allow_mask &= ~ARM64_FEATURE_MASK(ID_AA64PFR1_EL1_MTE);
 
    return id_aa64pfr1_el1_sys_val & allow_mask;
}

Here is the caller graph for this function:

get_pvm_id_aa64zfr0()

static u64 get_pvm_id_aa64zfr0 ( const struct kvm_vcpu *  vcpu )

static

Definition at line 108 of file sys_regs.c.

{
    /*
     * No support for Scalable Vectors, therefore, hyp has no sanitized
     * copy of the feature id register.
     */
    BUILD_BUG_ON(PVM_ID_AA64ZFR0_ALLOW != 0ULL);
    return 0;
}

Here is the caller graph for this function:

get_restricted_features_unsigned()

static u64 get_restricted_features_unsigned ( u64  sys_reg_val, u64  restrict_fields  )

static

Definition at line 58 of file sys_regs.c.

{
    u64 value = 0UL;
    u64 mask = GENMASK_ULL(ARM64_FEATURE_FIELD_BITS - 1, 0);
 
    /*
     * According to the Arm Architecture Reference Manual, feature fields
     * use increasing values to indicate increases in functionality.
     * Iterate over the restricted feature fields and calculate the minimum
     * unsigned value between the one supported by the system, and what the
     * value is being restricted to.
     */
    while (sys_reg_val && restrict_fields) {
        value |= min(sys_reg_val & mask, restrict_fields & mask);
        sys_reg_val &= ~mask;
        restrict_fields &= ~mask;
        mask <<= ARM64_FEATURE_FIELD_BITS;
    }
 
    return value;
}

Here is the caller graph for this function:

inject_undef64()

static void inject_undef64 ( struct kvm_vcpu *  vcpu )

static

Definition at line 35 of file sys_regs.c.

{
    u64 esr = (ESR_ELx_EC_UNKNOWN << ESR_ELx_EC_SHIFT);
 
    *vcpu_pc(vcpu) = read_sysreg_el2(SYS_ELR);
    *vcpu_cpsr(vcpu) = read_sysreg_el2(SYS_SPSR);
 
    kvm_pend_exception(vcpu, EXCEPT_AA64_EL1_SYNC);
 
    __kvm_adjust_pc(vcpu);
 
    write_sysreg_el1(esr, SYS_ESR);
    write_sysreg_el1(read_sysreg_el2(SYS_ELR), SYS_ELR);
    write_sysreg_el2(*vcpu_pc(vcpu), SYS_ELR);
    write_sysreg_el2(*vcpu_cpsr(vcpu), SYS_SPSR);
}

Here is the call graph for this function:

Here is the caller graph for this function:

kvm_check_pvm_sysreg_table()

int kvm_check_pvm_sysreg_table

(

void

)

Definition at line 456 of file sys_regs.c.

{
    unsigned int i;
 
    for (i = 1; i < ARRAY_SIZE(pvm_sys_reg_descs); i++) {
        if (cmp_sys_reg(&pvm_sys_reg_descs[i-1], &pvm_sys_reg_descs[i]) >= 0)
            return 1;
    }
 
    return 0;
}

Here is the call graph for this function:

Here is the caller graph for this function:

kvm_handle_pvm_restricted()

bool kvm_handle_pvm_restricted	(	struct kvm_vcpu *	vcpu,
		u64 *	exit_code
	)

Definition at line 512 of file sys_regs.c.

{
    inject_undef64(vcpu);
    return true;
}

Here is the call graph for this function:

kvm_handle_pvm_sysreg()

bool kvm_handle_pvm_sysreg	(	struct kvm_vcpu *	vcpu,
		u64 *	exit_code
	)

Definition at line 474 of file sys_regs.c.

{
    const struct sys_reg_desc *r;
    struct sys_reg_params params;
    unsigned long esr = kvm_vcpu_get_esr(vcpu);
    int Rt = kvm_vcpu_sys_get_rt(vcpu);
 
    params = esr_sys64_to_params(esr);
    params.regval = vcpu_get_reg(vcpu, Rt);
 
    r = find_reg(&params, pvm_sys_reg_descs, ARRAY_SIZE(pvm_sys_reg_descs));
 
    /* Undefined (RESTRICTED). */
    if (r == NULL) {
        inject_undef64(vcpu);
        return true;
    }
 
    /* Handled by the host (HOST_HANDLED) */
    if (r->access == NULL)
        return false;
 
    /* Handled by hyp: skip instruction if instructed to do so. */
    if (r->access(vcpu, &params, r))
        __kvm_skip_instr(vcpu);
 
    if (!params.is_write)
        vcpu_set_reg(vcpu, Rt, params.regval);
 
    return true;
}

Here is the call graph for this function:

Here is the caller graph for this function:

pvm_access_id_aarch32()

static bool pvm_access_id_aarch32 ( struct kvm_vcpu *  vcpu, struct sys_reg_params *  p, const struct sys_reg_desc *  r  )

static

Definition at line 265 of file sys_regs.c.

{
    if (p->is_write) {
        inject_undef64(vcpu);
        return false;
    }
 
    /*
     * No support for AArch32 guests, therefore, pKVM has no sanitized copy
     * of AArch32 feature id registers.
     */
    BUILD_BUG_ON(FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL1),
             PVM_ID_AA64PFR0_RESTRICT_UNSIGNED) > ID_AA64PFR0_EL1_ELx_64BIT_ONLY);
 
    return pvm_access_raz_wi(vcpu, p, r);
}

Here is the call graph for this function:

pvm_access_id_aarch64()

static bool pvm_access_id_aarch64 ( struct kvm_vcpu *  vcpu, struct sys_reg_params *  p, const struct sys_reg_desc *  r  )

static

Definition at line 291 of file sys_regs.c.

{
    if (p->is_write) {
        inject_undef64(vcpu);
        return false;
    }
 
    p->regval = read_id_reg(vcpu, r);
    return true;
}

Here is the call graph for this function:

pvm_access_raz_wi()

static bool pvm_access_raz_wi ( struct kvm_vcpu *  vcpu, struct sys_reg_params *  p, const struct sys_reg_desc *  r  )

static

Definition at line 250 of file sys_regs.c.

{
    if (!p->is_write)
        p->regval = 0;
 
    return true;
}

Here is the caller graph for this function:

pvm_gic_read_sre()

static bool pvm_gic_read_sre ( struct kvm_vcpu *  vcpu, struct sys_reg_params *  p, const struct sys_reg_desc *  r  )

static

Definition at line 304 of file sys_regs.c.

{
    /* pVMs only support GICv3. 'nuf said. */
    if (!p->is_write)
        p->regval = ICC_SRE_EL1_DIB | ICC_SRE_EL1_DFB | ICC_SRE_EL1_SRE;
 
    return true;
}

pvm_read_id_reg()

u64 pvm_read_id_reg	(	const struct kvm_vcpu *	vcpu,
		u32	id
	)

Definition at line 208 of file sys_regs.c.

{
    switch (id) {
    case SYS_ID_AA64PFR0_EL1:
        return get_pvm_id_aa64pfr0(vcpu);
    case SYS_ID_AA64PFR1_EL1:
        return get_pvm_id_aa64pfr1(vcpu);
    case SYS_ID_AA64ZFR0_EL1:
        return get_pvm_id_aa64zfr0(vcpu);
    case SYS_ID_AA64DFR0_EL1:
        return get_pvm_id_aa64dfr0(vcpu);
    case SYS_ID_AA64DFR1_EL1:
        return get_pvm_id_aa64dfr1(vcpu);
    case SYS_ID_AA64AFR0_EL1:
        return get_pvm_id_aa64afr0(vcpu);
    case SYS_ID_AA64AFR1_EL1:
        return get_pvm_id_aa64afr1(vcpu);
    case SYS_ID_AA64ISAR0_EL1:
        return get_pvm_id_aa64isar0(vcpu);
    case SYS_ID_AA64ISAR1_EL1:
        return get_pvm_id_aa64isar1(vcpu);
    case SYS_ID_AA64ISAR2_EL1:
        return get_pvm_id_aa64isar2(vcpu);
    case SYS_ID_AA64MMFR0_EL1:
        return get_pvm_id_aa64mmfr0(vcpu);
    case SYS_ID_AA64MMFR1_EL1:
        return get_pvm_id_aa64mmfr1(vcpu);
    case SYS_ID_AA64MMFR2_EL1:
        return get_pvm_id_aa64mmfr2(vcpu);
    default:
        /* Unhandled ID register, RAZ */
        return 0;
    }
}

Here is the call graph for this function:

Here is the caller graph for this function:

read_id_reg()

static u64 read_id_reg ( const struct kvm_vcpu *  vcpu, struct sys_reg_desc const *  r  )

static

Definition at line 243 of file sys_regs.c.

{
    return pvm_read_id_reg(vcpu, reg_to_encoding(r));
}

Here is the call graph for this function:

Here is the caller graph for this function:

Variable Documentation

id_aa64isar0_el1_sys_val

u64 id_aa64isar0_el1_sys_val

Definition at line 23 of file sys_regs.c.

id_aa64isar1_el1_sys_val

u64 id_aa64isar1_el1_sys_val

Definition at line 24 of file sys_regs.c.

id_aa64isar2_el1_sys_val

u64 id_aa64isar2_el1_sys_val

Definition at line 25 of file sys_regs.c.

id_aa64mmfr0_el1_sys_val

u64 id_aa64mmfr0_el1_sys_val

Definition at line 26 of file sys_regs.c.

id_aa64mmfr1_el1_sys_val

u64 id_aa64mmfr1_el1_sys_val

Definition at line 27 of file sys_regs.c.

id_aa64mmfr2_el1_sys_val

u64 id_aa64mmfr2_el1_sys_val

Definition at line 28 of file sys_regs.c.

id_aa64pfr0_el1_sys_val

u64 id_aa64pfr0_el1_sys_val

Definition at line 21 of file sys_regs.c.

id_aa64pfr1_el1_sys_val

u64 id_aa64pfr1_el1_sys_val

Definition at line 22 of file sys_regs.c.

id_aa64smfr0_el1_sys_val

u64 id_aa64smfr0_el1_sys_val

Definition at line 29 of file sys_regs.c.

pvm_sys_reg_descs

const struct sys_reg_desc pvm_sys_reg_descs[]

static

Definition at line 304 of file sys_regs.c.